![background image](http://html.mh-extra.com/html/sony/hcd-px333/hcd-px333_service-manual_420832085.webp)
85
HCD-PX333
• MD DIGITAL BOARD IC1001 M30805MG-205GP (MD MECHANISM CONTROLLER)
Pin No.
Pin Name
I/O
Description
1, 2
—
O
Not used (open)
3
LVL1
O
L-ch level output terminal Not used (open)
4
LVL0
O
R-ch level output terminal Not used (open)
5 to 7
—
O
Not used (open)
8
MUTE
O
Muting control signal output to the D/A converter (IC1006) “L”: muting
9
DARST
O
Reset signal output to the D/A converter (IC1006) “H”: reset
10
SLICERSEL
O
IEC958 input selection signal output to the D/A converter (IC1006) “L”: MD, “H”: CD
11
LD-LOW
O
Loading motor drive voltage control signal output for the loading motor driver (IC1004)
“H” active
12
LDIN
O
Motor control signal output to the loading motor driver (IC1004) “L” active *1
13
LDOUT
O
Motor control signal output to the loading motor driver (IC1004) “L” active *1
Laser modulation select signal output to the HF module switch circuit
Stop: “L”, Playback power: “H”,
Recording power:
14
MOD
O
15
BYTE
I
External data bus line byte selection signal input “L”: 16 bit, “H”: 8 bit (fixed at “L”)
16
CNVSS
I
Mode setting terminal “L ”: single-chip mode (fixed at
“L ”)
17
X-CIN
I
Sub system clock input terminal Not used (open)
18
X-COUT
O
Sub system clock output terminal Not used (open)
19
RESET
I
System reset signal input from the reset signal generator (IC931) “L”: reset
For several hundreds msec. after the power supply rises, “L” is input, then it changes to “H”
20
XOUT
O
Main system clock output terminal (10 MHz)
21
VSS0
—
Ground terminal
22
XIN
I
Main system clock input terminal (10 MHz)
23
VCC0
—
Power supply terminal (+3.3V)
24
NMI
I
Non-maskable interrupt input terminal “L” active (fixed at “H” in this set)
25
DQSY
I
Digital In U-bit CD format subcode Q sync (SCOR) input from the CXD2662R (IC151)
“L” is input every 13.3 msec Almost all, “H” is input
26
P.DOWN
I
Power down detection signal input from the system controller (IC501)
“L”: power down, normally: “H”
27
SQSY
I
Subcode Q sync (SCOR) input from the CXD2662R (IC151)
“L” is input every 13.3 msec Almost all, “H” is input
28
NC
O
Not used (open)
29
LDON
O
Laser diode on/off control signal output to the automatic power control circuit “H”: laser on
30
LIMIT-IN
I
Detection input from the sled limit-in detect switch (S101)
The optical pick-up is inner position when “L”
2 sec
0.5 sec
*1 Loading motor (M103) control
Mode
Terminal
LDIN (pin
qs
)
“L”
“H”
“L”
“H”
LDOUT (pin
qd
)
“H”
“L”
“L”
“H”
LOADING
EJECT
BRAKE
RUN IDLE
Summary of Contents for HCD-PX333
Page 49: ...49 HCD PX333 Checking Location IC171 IC101 TP VC TP FE TP TE TP RF BD CD BOARD Conductor Side ...
Page 50: ...50 HCD PX333 MEMO ...
Page 69: ...69 69 HCD PX333 6 17 SCHEMATIC DIAGRAM AMP BOARD ...
Page 70: ...70 70 HCD PX333 6 18 SCHEMATIC DIAGRAM SP BOARD ...
Page 72: ...72 72 HCD PX333 6 20 SCHEMATIC DIAGRAM PANEL SECTION1 ...
Page 75: ...75 75 HCD PX333 6 24 SCHEMATIC DIAGRAM POWER BOARD ...
Page 111: ...111 HCD PX333 MEMO ...