– 23 –
Pin No.
Pin name
I/O
Description
1
C. SET1
I
Not used this set. (Fixed at “L”)
2
C. SET0
I
Not used this set. (Fixed at “L”)
3
KEY3
I
Key input terminal. Not used this set (Fixed at “L”)
4 – 6
KEY2–KEY0
I
Key input terminal. Not used this set (Fixed at “L”)
7
I
Not used this set. (Fixed at “L”)
8
XINT
I
Interruption status input from CXD2536R (IC271).
9
SENS
I
Internal status (SENSE) input from CXD2535BR (IC121).
10
SHCK
I
Track jump signal input from CXD2535BR (IC121).
11
AUBK
I
Audio bus signal input. (Not used this set)
–––
12
S/A
O
Sircs remote controller/audio bus selection signal output. (Not used this set)
13
BEEP SW
I
Not used this set. (Fixed at “L”)
––––––––––
14
REC/OTHER
O
When recording :“L”, Other : “H” (Not used this set).
15
BEEP
O
Buzzer signal output. (Not used this set)
16
F. BIAS/C2
I
Not used this set. (Fixed at “L”)
17
GND (CNVSS)
–
Ground terminal.
18
SYSTEM RST
I
System reset signal input. “H” after several hundred ms of “L” after power start-up.
19
XIN T
I
Not used this set. (Fixed at “L”)
20
XOUT T
O
Not used this set. (Fixed at “L”)
21
GND
–
Ground terminal.
22
XIN
I
8MHz crystal oscillator input.
23
XOUT
O
8MHz crystal oscillator output.
24
+5V
–
Power supply terminal. (+5V)
25
STB
O
Strobe signal output to the power supply circuit. When power ON :“H”, When standby : “L”
26, 27
MIC SW
I
Not used this set. (Fixed at “L”)
28
BUS OUT
O
Not used this set. (Fixed at “L”)
29
I
Not used this set. (Fixed at “L”)
30, 31
LED2, LED1
I
Not used this set. (Fixed at “L”)
32
LED0
O
Not used this set. (Fixed at “L”)
33
C1
I
Not used this set. (Fixed at “L”)
34
ADER
I
Not used this set. (Fixed at “L”)
35
N. C.
I
Not used this set. (Fixed at “L”)
36
MASTER/SLAVE
I
Not used this set. (Fixed at “H”)
37, 38
JOG1, JOG0
I
Not used this set. (Fixed at “L”)
39
SDA
I/O
Backup memory (IC171) data bus.
40
SCL
O
Clock signal output to the Backup memory (IC171).
41
POWER DOWN
I
Power down detection input. Normally : “H” input
42
REMOCON
I
Remote control signal input. Not used this set (Fixed at “L”)
43
ATSY
I
ATP address sync or sub-code Q sync (SCOR) input from CXD2535BR (IC121).
“L” every 13.3msec, Almost “H”
44
DQSY
I
Input the U-bit CD format sub-code Q sync (SCOR) of the digital in from CXD2535BR (IC121).
“L” every 13.3msec, Almost “H”
45 – 48
I
Not used this set. (Fixed at “L”)
49
SCLK
O
Clock signal output to the serial bus.
IC201 SYSTEM CONTROLLER (M37610MD-068FP)
Summary of Contents for HCD-MJ1
Page 5: ... 5 SECTION 2 GENERAL This section is extracted from in struction manual ...
Page 6: ... 6 ...
Page 7: ... 7 ...
Page 30: ......
Page 31: ......
Page 32: ......
Page 33: ......
Page 34: ......
Page 35: ......
Page 36: ......
Page 37: ......
Page 38: ......
Page 39: ......
Page 40: ......
Page 41: ......
Page 42: ......
Page 43: ......
Page 44: ......