![background image](http://html.mh-extra.com/html/sony/hcd-hp8v/hcd-hp8v_service-manual_420788053.webp)
53
HCD-HP8V
Pin No.
Pin Name
I/O
Description
59 to 66
DRDAT8 to
DRDAT15
I/O
Two-way data bus with the D-RAM Data output to the program ROM
67
IVS4
—
Ground terminal (for I/O)
68
DRCAS
O
Column address strobe signal output to the D-RAM
69
LVD4
—
Digital power supply terminal (+2.5V) (for AV decoder block)
70
DRCK
O
Clock signal output to the D-RAM
71
IVD5
—
Power supply terminal (+3.3V) (for I/O)
72
DRRAS
O
Row address strobe signal output to the D-RAM
73
DRWEL
O
Write enable signal output to the D-RAM
74
NVOEL
O
Chip select signal output to the D-RAM
75
LVS4
—
Digital ground terminal (for AV decoder block)
76
DRBS
O
Bank select signal output to the D-RAM
77, 78
DRDQM0,
DRDQM1
O
Mask control signal output to the D-RAM
79
IVS5
—
Ground terminal (for I/O)
80
NC
—
Not used
81
SYSRST
I
Reset signal input from the system controller “L”: reset
82
IRDIN
I
IR data input terminal Not used
83
NC
—
Not used
84
VDD1
—
Digital power supply terminal (+2.5V) (for CD-DSP block)
85
V16M
O
Wide-band EFM PLL VCO2 oscillation output terminal Not used
86
DOUT
O
Digital audio signal output terminal Not used
87
L CDLRCK
I
L/R sampling clock signal (44.1 kHz) input
88
LRCK
O
L/R sampling clock signal (44.1 kHz) output
89
VSS1
—
Digital ground terminal
90
L CDDATA
I
Serial data input
91
PCMD
O
Serial data output
92
L CDBCK
I
Bit clock signal (2.8224 MHz) input
93
BCK
O
Bit clock signal (2.8224 MHz) output
94
EMPH
O
“L” is output when playback disc is emphasis off
“H” is output when playback disc is emphasis on Not used
95
L SQSO
I
Subcode-Q 80-bit, PCM peak and level data, CD text data input
96
SQSO
O
Subcode-Q 80-bit, PCM peak and level data, CD text data output
97
VDD2
—
Digital power supply terminal (+2.5V) (for CD-DSP block)
98
L SQCK
O
SQSO readout clock signal output
99
SQCK
I
SQSO readout clock signal input
100
SBSO
O
Subcode P to W serial data output terminal Not used
101
EXCK
I
SBSO readout clock signal input terminal Not used
102
DATA
I
Serial data input
103
L DDAT
O
Serial data output
104
VSS2
—
Digital ground terminal
105
L CDXRST
O
Reset signal output “L”: reset
106
XRST
I
Reset signal input “L”: reset
107
MUTE
I
Muting on/off control signal input terminal “H”: muting on Not used
108
L XLAT
O
Serial data latch pulse signal output
Summary of Contents for HCD-HP8V
Page 81: ...81 HCD HP8V MEMO ...