![background image](http://html.mh-extra.com/html/sony/hcd-gv10av/hcd-gv10av_service-manual_420756055.webp)
55
HCD-GV10AV
IC102
BA5974FP-E2
• IC Block Diagrams
– BD Board –
IC101
CXD3008Q
DOUT
LRCK
PCMD
BCK
DVDD2
ASYE
MD2
EMPH
XTSL
DVSS2
XTAI
XTAO
SQSO
SQCK
SCSY
SBSO
EXCK
SOUT
SOCK
XOLT
SE
TE
VC
TES1
TEST1
DVSS1
FRDR
FFDR
TRDR
TFDR
SRDR
SFDR
DVDD1
FSTO
SSTP
MDP
LOCK
PWMI
FOK
DFCT
DIGITAL
CLV
PROCESSOR
OSC
DIGITAL
OUT
EFM
DEMODULATOR
32K
RAM
ERROR
CORRECTOR
D/A DIGITAL
INTERFACE
MIRR, DFCT,
FOK
DETECTOR
CPU
INTERFACE
SUBCODE
PROCESSOR
SERVO
AUTO
SEQUENCER
SERVO INTERFACE
DVDD0
XRST
MUTE
D
ATA
XLA
T
CLOK
SENS
SCLK
A
TSK
WFCK
XUGF
XPCK
GFS
C2PO
SCOR
C4M
WDCK
DVSS0
COUT
MIRR
A
VDD0
IGEN
A
VSS0
ADIO
RFDC
CE
TE
A
VSS1
RF
AC
ASYI
ASYO
BIAS
A
VDD1
PCO
FILI
FILO
CL
TV
V16M
VCTL
VPCO
59 58
57 56 55 54 53 52
51 50 49 48
47 46 45 44 43 42 41
1
2
3
4
5
6
7
8 9 10 11 12 13 14 15 16 17 18 19 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
OPERA
TIONAL
AMPLIFIER &
ANALOG SWITCH
A/D
CONVER
TER
FOCUS
PWM
GENERATOR
TRACKING
PWM
GENERATOR
SLED
PWM
GENERATOR
FOCUS
SERVO
DSP
TRACKING
SERVO
DSP
SLED
SERVO
DSP
ASYMMETRY
CORRECTOR
DIGITAL
PLL
CLOCK
GENERATOR
60
LEVEL SHIFT
INTERFACE
INTERFACE
INTERFACE
1
2
3
4
5
6
7
8
9
10
11
12
13
14
20
21
22
23
24
25
26
27
28
19
18
17
16
15
F
R
R
F
F
R
R
F
R
R
F
F
MUTE
THERMAL
SHUTDOWN
VREFOUT
VREFIN
POWVCC
CH1FIN
CH1RIN
CH2FIN
CH2RIN
CH2OUTR
CH2OUTF
CH1OUTR
CH1OUTF
CAP
AIN1
CAP
AIN2
GND
PRFVCC
MUTE
POWVCC
CH4SIN'
CH4SIN
CH4BIN
CH3FIN
CH3RIN
CH3OUTR
CH3OUTF
CH4OUTR
CH4OUTF
CAP
AIN3
GND
Summary of Contents for HCD-GV10AV
Page 99: ...99 HCD GV10AV MEMO ...