![background image](http://html.mh-extra.com/html/sony/hcd-gtx999/hcd-gtx999_service-manual_420755060.webp)
HCD-GTX999
60
MAIN BOARD IC201 R5F3640DDFAR (SYSTEM CONTROLLER)
Pin No.
Pin Name
I/O
Description
1
FAN-CTL2
O
Fan control signal output terminal Not used
2
MIC DET
I
Microphone detection signal input terminal "L": microphone insert
3
AC FS DETECT
I
AC detection signal input terminal
4
SIRCS
I
SIRCS signal input from the remote control receiver
5, 6
EFFECTOR CTL1,
EFFECTOR CTL2
O
Effector control signal output terminal "H": effector mode on
7
S2
O
Effector control signal output to the multiplexer
8
BYTE
I
External data bus width changeover signal input terminal Fixed at "L" in this set
9
CNVSS
-
Not used
10
XCIN
I
Sub system clock (32.768 kHz) input terminal
11
XCOUT
O
Sub system clock (32.768 kHz) output terminal
12
RESET
I
Reset signal input terminal
13
XOUT
O
Main system clock (5 MHz) output terminal
14
VSS
-
Ground terminal
15
XIN
I
Main system clock (5 MHz) input terminal
16
VCC
-
Power supply terminal (+3.3V)
17
NMI
-
Not used
18, 19
S1, S0
O
Effector control signal output to the multiplexer
20
AC-CUT
I
AC cut on/off detection signal input from the reset signal generator "L": AC cut on
21
R2A15216FP-CLK
O
Serial data transfer clock signal output to the electrical volume
22
R2A15216FP-DATA
O
Serial data output to the electrical volume
23
ST DATA IN
I
Serial data input from the tuner (FM/AM)
24
ST CLK
O
Serial data transfer clock signal output to the tuner (FM/AM)
25
ST DATA OUT
O
Serial data output to the tuner (FM/AM)
26
ST CE
O
Chip enable signal output to the tuner (FM/AM)
27
ST TUNED
I
Tuning detection signal input from the tuner (FM/AM)
28
TA-RECOUT-MUTE
O
Not used
29
IIC_CLK
I/O
Two-way I2C serial clock signal bus with the display controller
30
IIC_DATA
I/O
Two-way I2C serial data bus with the display controller
31
GENESIS IIC_DATA
I/O
Two-way I2C serial data bus with the USB system controller
32
GENESIS IIC_CLK
I/O
Two-way I2C serial clock signal bus with the USB system controller
33
GENESIS RESET
O
Reset signal output to the USB system controller,
fl
ash memory and hard disk driver
"L": reset
34
GENESIS POWER
O
Power supply on/off control signal output terminal "H": power on
35
GENESIS AC DETECT
O
Power failure detection output to the USB system controller
36 to 38
NC
-
Not used
39
CLKOUT
O
Not used
40
GENESIS VBUS
O
Power supply on/off control signal output terminal for the USB VBUS section "H": power on
Not used
Not used
Not used
Tow-way serial data bus with the EEPROM
Tow-way serial clock signal bus with the EEPROM
Not used
Disc tray open position detection signal input terminal
Disc tray close position detection signal input terminal
Loading motor control signal output terminal (for loading out)
Loading motor control signal output terminal (for loading in)
Not used
62
VCC
-
Power supply terminal (+3.3V)
63
NC
-
Not used
64
VSS
-
Ground terminal
65
SPEC-IN
I
Destination setting terminal
66
AC DET
I
AC detection signal input terminal
67
P_VACS
I
VACS signal input from the electrical volume
68, 69
NC
-
Not used
70, 71
TEST_PORT1,
TEST_PORT2
O
Not used
72
GC_RESET
O
Reset signal output to the display controller and data selector
www. xiaoyu163. com
QQ 376315150
9
9
2
8
9
4
2
9
8
TEL 13942296513
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299