![background image](http://html.mh-extra.com/html/sony/hcd-dr3/hcd-dr3_service-manual_420618032.webp)
32
1 2
3
4
5 6 7 8 9
10
16 15 14 13 12 11
CONTROL
CIRCUIT
12 BIT
SHIFT
REGISTER
12 BIT
STORAGE
REGISTER
OUTPUT
BUFFER
(OPEN DRAIN)
17
18
VDD
OE
Q11
Q10
Q9
Q8
Q7
Q6
Q5
Q4
Q3
Q2
Q1
Q0
LCK
CLOCK
DATA
VSS
IC602
BU2092F-E2
3
6
9
12
15
18
2
5
8
11
14
17
1
4
7
10
13
16
SHIFT
REGISTER
LATCH
ENABLE
SIN
CK
LATCH
SOUT
EN
RST
GND
GND
VDD
O1
O2
O3
O4
O5
O6
O7
O8
GND
IC603
BU2114F
1
2
3
4
5
6
7
8
9
10
16
15
14
13
12
11
CK
A
B
C
D
ENABLE
P
QA
QB
QC
QD
ENABLE
T
RIPPLE
CARRY
OUTPUT
CLEAR
GND
LOAD
VCC
IC606
SN74HC161
1
2
3
4
5
6
7
8
OVER LOAD DET
F/F
OFFSET DET
LATCH/
AUTORESET
V
CC
ON
MUTE
AC OFF
DET
V
CC
IC702
MPC1237HA
FRONT BOARD
AMP BOARD