![background image](http://html.mh-extra.com/html/sony/gtk-xb7/gtk-xb7_service-manual_420566044.webp)
GTK-XB7
GTK-XB7
44
44
• IC Block Diagrams
– MAIN Board –
U1 LED1642GWTTR
UVLO
& POR
Configuration
register
Channel driver
Timing control
Turn ON/OFF
Gradual delay
…………
Current gain
adjustment
SDI
CLK
LE
V
DD
GND
R-EXT
SDO
OUT0
OUT1
OUT2
OUT14
OUT15
16 output
channels
PWM
counter
PWCLK
Thermal
shutdown
Current
Ref.
Control Logic &
Data Registers
Error
detection
U3, 4 EUP3490
U16 STM32F030R8T6
4 channels
3 compl. channels
BRK, ETR input as AF
4 ch., ETR as AF
1 channel as AF
2 channels
1 compl, BRK as AF
1 channel
1 compl, BRK as AF
1 channel
1 compl, BRK as AF
IR_OUT as AF
RX, TX,CTS, RTS,
CK as AF
RX, TX,CTS, RTS,
CK as AF
SCL, SDA, SMBA
(20 mA for FM+) as AF
SCL, SDA
as AF
@ V
DD
@ V
DDA
AHBPCLK
APBPCLK
ADCCLK
USARTCLK
HCLK
FCLK
PA[15:0]
PB[15:0]
PC[15:0]
PD2
PF[1:0]
PF[7:4]
@ V
DDA
55 AF
MOSI,
MISO,
SCK,
NSS as AF
V
DDA
V
SSA
GP DMA
5 channels
CORTEX-M0 CPU
f
HCLK
= 48 MHz
Serial
Wire
Debug
NVIC
GPIO port A
GPIO port B
GPIO port C
GPIO port D
GPIO port F
EXT. IT
WKUP
SPI1
SPI2
SYSCFG IF
TIMER 6
DBGMCU
WWDG
APB
AHB
CRC
RESET &
CLOCK
CONTROL
TIMER 1
TIMER 3
TIMER 14
TIMER 15
TIMER 16
TIMER 17
USART1
USART2
I2C 1
I2C2
Power
Controller
XTAL OSC
4-32 MHz
IWDG
SUPPLY
SUPERVISION
POR/PDR
POWER
VOLT.REG
3.3 V TO 1.8 V
RC HS 14 MHz
RC HS 8 MHz
RC LS
PLL
Flash
interface
Flash
up to
64 KB,
32 bits
Obl
SRAM
4 / 8 KB
Temp.
sensor
IF
12-bit
ADC1
SWCLK
SWDIO
as AF
MOSI/MISO,
SCK/NSS,
as AF
16
AD inputs
Bus matrix
@ V
DDA
@ V
DD
V
DD18
POR
Reset
Int
V
DD
= 2.4 to 3.6 V
V
SS
NRST
V
DDA
V
DD
OSC_IN (PF0)
OSC_OUT (PF1)
OSC32_IN (PC14)
OSC32_OUT (PC15)
TAMPER-RTC
(ALARM OUT)
RTC
RTC interface
XTAL32 kHz
@ VDD
SRAM
controller
AHB decoder