![background image](http://html.mh-extra.com/html/sony/aiwa-cx-jd5/aiwa-cx-jd5_service-manual_420209074.webp)
CX-JD5
74
74
1
2
3
4
5
6
7
8
9
CONTROL LOGIC
TSD
VREF
O
UT2
O
UT1
RNF
VM
VCC
FIN
GND
RIN
– DRIVER Board –
IC701, 712
BA6956AN
IC252
TC7WH157FK (TE85R)
1
1OE
56 1LE
LE
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
LATCH
LATCH
28
2OE
29 2LE
OE
LE
OE
1D1
1D2
GND
1D3
1D4
VCC
1D5
1D6
GND
1D7
1D8
1D9
1D10
2D1
2D2
2D3
GND
2D4
2D5
2D6
VCC
2D7
2D8
GND
2D9
2D10
1Q1
1Q2
GND
1Q3
1Q4
VCC
1Q5
1Q6
GND
1Q7
1Q8
1Q9
1Q10
2Q1
2Q2
2Q3
GND
2Q4
2Q5
2Q6
VCC
2Q7
2Q8
GND
2Q9
2Q10
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
SELECT
11
6
ST
11
7
A
1
2
3
A
B
Y
5
Y
B
GND 4
VCC
8
Y
EN G
Y
IC302
PCM1609KPTR
SYSTEM
CLOCK
MANAGER
FUNCTION
CONTROL
INTERFACE
SERIAL
INPUT
INTERFACE
4X/8X
OVER SAMPLING
DIGITAL
FILTER
WITH
FUNCTION
CONTROLLER
ENHANCED
MULTI-
LEVEL
DELTA-
SIGMA
MOJULE
ZERO DETECT
DAC
LPF
DAC
LPF
DAC
LPF
DAC
LPF
DAC
LPF
DAC
LPF
DAC
LPF
DAC
LPF
RST
SCKI
SCKO
BCK
TEST
VDD
DGND
DATA1
DATA2
DATA3
ZEROA
LRCK
37
38
39
40
42
43
44
45
46
47
48
41
ZERO1/GPO1
ZERO2/GPO2
ZERO3/GPO3
ZERO4/GPO4
ZERO5/GPO5
ZERO6/GPO6
NC
NC
VOUT6
VOUT5
VOUT4
VOUT3
1
2
3
4
5
6
7
8
9
10
11
12
VOUT2
VOUT1
VCOM
VOUT7
AGND5
VCC5
AGND6
VOUT8
AGND4
VCC4
AGND3
VCC3
13
14
15
16
17
18
19
20
21
22
23
24
ML
MC
MDI
MDO
ZERO8
DATA4
ZERO7
NC
VCC1
AGND1
VCC2
AGND2
36 35 34 33
31 30
29
28
27
26
25
32
– BD Board –
IC216
SN74ALVCH1684DGGR
MUX
ATT
INPUT
BIAS
AGC
GCA
PROGRAMMABLE
EQUALIZER
FILTER
DIFFERENTIATOR
64 63
62 61 60 59
58
57
51
56
1
2
FULL WAVE
RECTIFER
AGC CHARGE
PUMP
+
–
+
–
+
+
+
+
+
+
+
+
+
+
–
–
+
–
+
–
INPUT
SEL
ATT
2
4
2
2
INPUT
IMPEDANCE
SEL
OFFSET
CANSEL
MNTR
CONTROL
SERIAL
PORT
REGISTER
4
FROM
S-PORT
4
FROM
S-PORT
INPUT
IMPEDANCE
SEL
3
FROM
S-PORT
CLAMP &
ENVELOPE
LEVEL
DAC
SIGDET
AGCO
BUFFER
55 54
53 52
50
49
OUTPUT
INHIBIT
FROM S-PORT
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
GCA
CD/DVD
4
FROM
S-PORT
3
FROM
S-PORT
MUX
3
FROM
S-PORT
GCA
3
FROM
S-PORT
3
FROM
S-PORT
EQ
VC
COMPARATOR
PHASE
DETECTOR
PHASE
DETECTOR
A+D
B+D
+
+
A+C
B+C
GCA
W/LPF
SUM
AMP
18 19 20
21 22
24 25
23
26
27
28 29
31
32
30
GCA
GCA
VCI FOR SERVO INPUT
VC = VPB/2
DUAL APC
LD H/L
FROM S-PORT
APC SEL
DVD/CD
TOPHOLD
GCA
TOPHOLD
GCA
41
48
47
46
45
GCA
OFFSET
CANSEL
5
FROM
S-PORT
GCA
40
GCA
OFFSET
CANSEL
6
FROM
S-PORT
3
FROM
S-PORT
GCA
GCA
CEFDB
CP/CN
LOW
IMPEDANCE
CD/DVD
SUB
GCA
MUX
GCA
LPF
GCA
LPF
39
38
37
36
OFFSET
CANSEL
PEAK/BOTTOM
HOLD
BOTTOM
ENVELOPE
INPUT
BUFFER
5
FROM
S-PORT
GCA
LPF
V25/2
TE
RST
35
34
33
FOR SERVO
OUTPUT
PH
TOP
HOLD
GCA
SEL
LINKEN
MUX
HOLDEN
+
–
+
–
COMPA-
RATOR
INTERNAL
FDGHG
HYSTERESISTER
& OFFSET
FROM S-PORT
MIRR
COMPARATOR
INPUT GAIN
FROM S-PORT
SEL
DAC
SINK CURRENT
FROM S-PORT
2
AGCO
FAST ATTACK
AGC
HOLD
BCA
DET
2
FROM
S-PORT
PH
2
2
INPUT
IMPEDANCE
FROM S-PORT
44
43
42
V33 FOR
OUTPUT
BUFFER
PI
FE
TE
CE
V25
V125
V25/3
LPF ATT
POL SEL
BUFFER
CONTROL
SIGNALS
TO EACH
BLOCK
3
CE ATT
CEPOL
D
C
B
A
CD F
CD E
VPB
VC
DVDLD
CDLD
CDPD
DVDPD
LDON
VNB
MIRR
MP
MB
MIN
MEVO
MLPF
CE
SDEN
SDATA
SCLK
V33
FE
TE
PI
V25
V125
TPH
DFT
LINK
LCP
LCN
MNTR
DVDRFP
DVDRFN
A2
B2
C2
D2
CP
CN
D
C
B
A
CD D
CD C
CD B
CD A
RFDC
RFSIN
ATOP
ATON
AIN
AIP
VPA
RFAC
VNA
BYP
DIN
DIP
FNP
FNN
MEV
RX
• IC Block Diagrams
– RF Board –
IC001
SP3723BDAOPM
Summary of Contents for Aiwa CX-JD5
Page 125: ...125 CX JD5 MEMO ...