background image

Industrial Temperature Rated USB 2.0 High-Speed 2-Port Hub Controller

Datasheet

Revision 1.92 (11-28-07)

30

SMSC USB2512i

DATASHEET

4.6.2.3

RESET_N for SMBus Slave Configuration

Figure 4.5 Reset_N Timing for SMBus Mode

Notes:

„

For Bus-Powered configurations, the 99.5ms (MAX) is required, and the Hub and its associated 
circuitry must not consume more than 100mA from the upstream USB power source during 
t2+t3+t4+t5+t6+t7. For Self-Powered configurations, t3 MAX is not applicable and the time to load 
the configuration is determined by the external SMBus host.

„

All Power Supplies must have reached the operating levels mandated in 

Chapter 5, DC 

Parameters

, prior to (or coincident with) the assertion of RESET_N.

4.6.3

USB Bus Reset

In response to the upstream port signaling a reset to the Hub, the Hub does the following:

Note:

The Hub does not propagate the upstream USB reset to downstream devices.

1. Sets default address to 0.

2. Sets configuration to: Unconfigured.

3. Negates PRTPWR[2:1] to all downstream ports.

Table 4.5  Reset_N Timing for SMBus Mode

NAME

DESCRIPTION

MIN

TYP

MAX

UNITS

t1

RESET_N Asserted.

1

μ

sec

t2

Hub Recovery/Stabilization.

500

μ

sec

t3

SMBus Code Load (See Note).

250

300

msec

t4

Hub Configuration and USB Attach.

100

msec

t5

Host acknowledges attach and signals USB 

Reset.

100

msec

t6

USB Idle.

Undefined

msec

t7

Completion time for requests (with or without data 

stage).

5

msec

t1

t2

t4

t5

t6

t7

RESET_N

VSS

Hardware

reset

asserted

Reset

Negation

SMBus Code

Load

Attach

USB

Upstream

USB Reset

recovery

Idle

Start

completion

request

response

t3

Hub PHY

Stabilization

Summary of Contents for USB2512i

Page 1: ...tion and ESD protection performance OEM Selectable Features Customize Vendor ID Product ID and Device ID Select whether the hub is part of a compound device When any downstream port is permanently har...

Page 2: ...own as anomalies which may cause the product s functions to deviate from published specifications Anomaly sheets are available upon request SMSC products are not designed intended authorized or warran...

Page 3: ...gramming 25 4 3 SMBus Slave Interface 25 4 3 1 Bus Protocols 25 4 3 2 Invalid Protocol Response Behavior 26 4 3 3 General Call Address Response 26 4 3 4 Slave Device Time Out 26 4 3 5 Stretching the S...

Page 4: ...d Footprint 6 Figure 2 1 USB2512i Block Diagram 7 Figure 4 1 Block Write 26 Figure 4 2 Block Read 26 Figure 4 3 Reset_N Timing for Default Strap Option Mode 28 Figure 4 4 Reset_N Timing for EEPROM Mod...

Page 5: ...Table 3 3 USB2512i Power Ground and No Connect 11 Table 3 4 USB2512i Buffer Type Descriptions 12 Table 4 1 Internal Default EEPROM and SMBus Register Memory Map 13 Table 4 2 Port Remap Register for P...

Page 6: ...ootprint Top View QFN 36 Indicates pins on the bottom of the device 26 VDD33 25 RESET_N 24 HS_IND CFG_SEL1 23 SCL SMBCLK CFG_SEL0 22 SDA SMBDATA NON_REM1 21 NC 20 NC 19 VBUS_DET 27 NC 18 NC 17 OCS2_N...

Page 7: ...pstream PHY Upstream USB Data Repeater Controller SIE Serial Interface PLL 24 M Hz Crystal To EEPROM or SM Bus M aster Routing Port Re Ordering Logic SCK SD TT Port Controller Bus Power Detect VBUS Pu...

Page 8: ...ERFACES USBUP_DP USBUP_DM 31 30 IO U USB Bus Data These pins connect to the upstream USB bus data signals Host port or upstream hub VBUS_DET 27 I O12 Detect Upstream VBUS Power Detects state of Upstre...

Page 9: ...ternally latched on the rising edge of RESET_N RESET_N negation and will determine the hub configuration method as described in Table 3 2 SMBus or EEPROM Interface Behavior HS_IND CFG_SEL1 25 I O12 Hi...

Page 10: ...nd is active i e not in suspend Local Power Detects availability of local self power source Low Self local power source is NOT available i e Hub gets all power from Upstream USB VBus High Self local p...

Page 11: ...D Core This pin must have a 1 0 F or greater 20 ESR 0 1 capacitor to VSS VDD33PLL 36 VDD 3 3 PLL Regulator Reference 3 3V power supply for the PLL If the internal PLL 1 8V regulator is enabled then th...

Page 12: ...nal weak pull down resistor IPU Input with internal weak pull up resistor IS Input with Schmitt trigger O12 Output 12mA OD12 Open drain 12mA sink I O12 Input Output buffer with 12mA sink and 12mA sour...

Page 13: ...f the USB 2 0 Specification a downstream port can never provide power to its D or D pull up resistors unless the upstream port s VBUS is in the asserted powered state The VBUS_DET pin on the Hub monit...

Page 14: ...b Controller Max Current Bus HCMCB 64h 0x00 10h R W Power on Time PWRT 32h 0x00 11h F5h R W Reserved N A 01h 0x00 F6h R W Boost_Up BOOSTUP 00h 0x00 F7h R W Reserved N A 00h 0x00 F8h R W Boost_2 0 BOOS...

Page 15: ...r can assign that uniquely identifies this particular product assigned by OEM This field is set by the OEM using either the SMBus or EEPROM interface options BIT NUMBER BIT NAME DESCRIPTION 7 0 PID_MS...

Page 16: ...ription under Dynamic Power for the self bus power functionality when dynamic power switching is enabled 0 Bus Powered operation 1 Self Powered operation Note If Dynamic Power Switching is enabled thi...

Page 17: ...operation When Dynamic Power switching is enabled the Hub detects the availability of a local power source by monitoring the external LOCAL_PWR pin If the Hub detects a change in power source availabi...

Page 18: ...BIT NUMBER BIT NAME DESCRIPTION 7 0 NR_DEVICE Non Removable Device Indicates which port s include non removable devices 0 port is removable 1 port is non removable Informs the Host if one of the acti...

Page 19: ...er function Bit 7 Reserved always 0 Bit 6 Reserved always 0 Bit 5 Reserved always 0 Bit 4 Reserved always 0 Bit 3 Reserved always 1 Bit 2 1 Port 2 is disabled Bit 1 1 Port 1 is disabled Bit 0 Reserved...

Page 20: ...ssociated circuitry on the board This value also includes the power consumption of a permanently attached peripheral if the hub is configured as a compound device and the embedded peripheral reports 0...

Page 21: ...for degraded USB signalling levels BIT NUMBER BIT NAME DESCRIPTION 7 4 Reserved Reserved 3 2 BOOST_IOUT_2 USB electrical signaling drive strength Boost Bit for Downstream Port 2 00 Normal electrical d...

Page 22: ...B DP and DM Pins for ease of board routing to devices and connectors 0 USB D functionality is associated with the DP pin and D functionality is associated with the DM pin 1 USB D functionality is asso...

Page 23: ...hub is the Physical Port Number When remapping mode is enabled see PRTMAP_EN in Register 08h Configuration Data Byte 3 the hub s downstream port numbers can be remapped to different logical port numb...

Page 24: ...onditions 4 2 2 1 Implementation Characteristics The Hub will only access an EEPROM using the Sequential Read Protocol 4 2 2 2 Pull Up Resistor The Circuit board designer is required to place external...

Page 25: ...on 4 3 2 Invalid Protocol Response Behavior on page 26 Reference the System Management Bus Specification Rev 1 0 The SMBus interface is used to read and write the registers in the device The register...

Page 26: ...lave address are the registers defined in the Registers Section See Section 4 3 3 for the response to undefined registers 4 3 3 General Call Address Response The Hub does not respond to a general call...

Page 27: ...4 4 Default Configuration Option The SMSC Hub can be configured via its internal default configuration please see Section 4 2 1 Internal Register Set Common to EEPROM and SMBus for specific details on...

Page 28: ...te in most cases 00 h 5 The external crystal oscillator is halted 6 The PLL is halted The Hub is operational 500 s after RESET_N is negated Once operational the Hub immediately reads OEM specific data...

Page 29: ...Supplies must have reached the operating levels mandated in Chapter 5 DC Parameters prior to or coincident with the assertion of RESET_N t7 USB Idle undefined msec t8 Completion time for requests wit...

Page 30: ...sertion of RESET_N 4 6 3 USB Bus Reset In response to the upstream port signaling a reset to the Hub the Hub does the following Note The Hub does not propagate the upstream USB reset to downstream dev...

Page 31: ...8 07 DATASHEET 4 Clears all TT buffers 5 Moves device from suspended to active if suspended 6 Complies with Section 11 10 of the USB 2 0 Specification for behavior after completion of the reset sequen...

Page 32: ...their outputs when the AC power is switched on or off In addition voltage transients on the AC power line may appear on the DC output When this possibility exists it is suggested that a clamp circuit...

Page 33: ...Input Level Low Input Leakage High Input Leakage VILI VIHI IILL IIHL 2 0 35 10 0 8 90 10 V V uA uA TTL Levels VIN 0 VIN VDD33 Input Buffer with Pull Down IPD Low Input Level High Input Level Low Inpu...

Page 34: ...ICCINTHS ICCINITFS 90 80 95 85 mA mA Supply Current Configured High Speed Host 1 Port HS 1 Port LS FS 2 Ports LS FS 2 Ports HS IHCH1C1 IHCC2 IHCH2 130 120 135 145 140 210 mA mA mA All supplies combin...

Page 35: ...92 11 28 07 DATASHEET CAPACITANCE TA 25 C fc 1MHz VDD18 VDDPLL 1 8V Table 5 2 Pin Capacitance LIMITS PARAMETER SYMBOL MIN TYP MAX UNIT TEST CONDITION Clock Input Capacitance CXTAL 2 pF All pins excep...

Page 36: ...rmula to find value of C1 and C2 6 1 1 SMBus Interface The SMSC Hub conforms to all voltage power and timing characteristics and specifications as set forth in the SMBus 1 0 Specification for Slave On...

Page 37: ...SMSC USB2512i 37 Revision 1 92 11 28 07 DATASHEET Chapter 7 Package Outline Figure 7 1 36 Pin QFN 6x6mm Body 0 5mm Pitch...

Reviews: