background image

                                          User's Manual 1

HOT-617
Pentium

 Pro processor

Based PCI 

MAIN BOARD

User's Manual

Summary of Contents for HOT-617

Page 1: ...User s Manual 1 HOT 617 Pentium Pro processor Based PCI MAIN BOARD User s Manual ...

Page 2: ...ons However there is no guarantee that interference will not occur in a particular installation If this equipment does cause interference to radio or television reception which can be determined by turning the equipment off and on the user is encouraged to try to correct the interference by one or more of the following measures Reorient or relocate the receiving antenna Increase the separation bet...

Page 3: ...egulators 9 Onboard Voltage Regulatro VIO Output JP9 JP10 9 Clear CMOS JP8 9 Flash EEPROM Jumper JP1 10 Connectors Sockets 11 CHAPTER 3 MEMORY CONFIGURATION 12 CHAPTER 4 AWARD BIOS SETUP 13 The Main Menu 14 Standard CMOS Setup 16 BIOS Features Setup 18 Chipset Features Setup 20 Power Management Setup 24 PCI Configuration Setup 26 Integrated Peripherals 28 Password Setting 30 ...

Page 4: ...r other chipset designs The 82440FX PCIset chipset provides an integrated Bus Mastering IDE controller with two high performance IDE interfaces for up to four IDE devices The onboard Giga I O controller provides the advanced and standard PC I O functions keyboard controller floppy interface Real Time Clock two FIFO serial ports an IrDA device port and a SPP EPP ECP capable parallel port Up to five...

Page 5: ...memory size from 8MB to 512MB Supports Fast Page Mode FPM Extended Data Output EDO and Burst Extended Data Output BEDO DRAM Module Supports Error Checking and Correcting ECC function when using parity DRAM modules can detect and correct 1 bit memory errors Cache Memory Support Pentium Pro s built in 256KB or 512KB level 2 cache so that no external cache chips are required Power Management Function...

Page 6: ...e parallel port SupportsSPP PS 2 compatible bidirectional Parallel Port EPP Enhanced Parallel Port and ECP Extended Capabilities Port high performance parallel port Two serial ports Supports 16C550 compatible UARTS Supports IrDA Infrared communication One PS 2 mouse mini DIN connector option Two USB Universal Serial Bus ports System BIOS Award 4 51PG Pentium Pro PCI BIOS Support DMI Desktop Manage...

Page 7: ...User s Manual 7 Jumpers Chapter2 Hardware Configuration ...

Page 8: ...ure the CPU Core Clock multiplier By inserting or removing jumper caps on JP4 the user can change the System Bus Clock CPU Core Clockratio from 1 2 to 1 4 System Bus Clock PCI Bus Clock Selection JP3 System Bus Clock 50 MHz 60 MHz 66 MHz PCI Bus Clock 25 MHz 30 MHz 33 MHz JP3 Pentium Pro Processor Frequency Reference Table Pentium Pro System Bus Clock JP3 Multiplier JP4 Remark 180MHz 60MHz 3X 200M...

Page 9: ...OT 617 mainboard is designed an additional feature to adjust V IO voltage which provide power to CPU and chipsets VIO voltages adjustable from 3 1V to 3 8 V by jumpers JP9 and JP10 Normally V IO adjust by the user is not required Factory default is 3 3V Vio Output Selection JP JP10 Voltage Vio 3 1 V 3 2 V 3 3 V Default 3 4 V 3 5 V 3 8 V JP9 JP10 This jumper clears the CMOS data stored in the ITE 8...

Page 10: ...d not to change JP1 Pin 2 3 Close for 5V JP1 Pin 1 2 Close for 12V BIOS UPGRADES Flash memory makes distributing BIOS upgrades easy A new version of the BIOS can be installed from a diskette Please note the following when making the BIOS updates Flash utility can t work under protected virtual mode Memory manager like QEMM 386 EMM386 should not be loaded or Simply bypass all config sys and autoexe...

Page 11: ...I1 EPMI Connector Note 1 IR1 Infrared module connector The main board provides a 7 pin infrared connector IR1 as an optional infrared module for wireless transmitting and receiving Only first 4 pins are available left 3 pins are reserved for future use Note 2 J1 J2 USB connectors The main board provides two sets USB Universal Serial Bus connectors J1 and J2 for USB devices use Note 3 PS1 PS 2 mous...

Page 12: ... without parity wide data path Both SIMMs in a bank must be of the same memory size and type although the different types of memory may differ between banks Table 3 1 listed the SIMMs memory configurations Table 3 1 Memory Configuration Table SIM1 SIM2 SIM3 SIM4 TOTAL 4MB 4MB 8MB 4MB 4MB 4MB 4MB 16MB 8MB 8MB 16MB 4MB 4MB 8MB 8MB 24MB 8MB 8MB 8MB 8MB 32MB 16MB 16MB 32MB 4MB 4MB 16MB 16MB 40MB 8MB 8...

Page 13: ...tom of the screen during the POST Power On Self Test press Del key or simultaneously press Ctrl Alt and Esc keys TO ENTER SETUP BEFORE BOOT PRESS CTRL ALT ESC OR DEL KEY If the message disappears before you respond and you still wish to enter Setup restart the system to try again by turning it OFF the ON or pressing the RESET button on the system case You may also restart by simultaneously press C...

Page 14: ...the items of Power Management features PNP PCI Configuration setup This item specifies the value in units of PCI bus blocks of the latency timer for the PCI bus master and the IRQ level for PCI device Power on with BIOS defaults Load BIOS Defaults BIOS defaults loads the values required by the system for the maximum performance However you may change the parameter through each Setup Menu Load Setu...

Page 15: ...Supervisor Password Change set or disable supervisor password It allows you to limit access to the system and Setup or just to Setup User Password Change set or disable user password It allows you to limit access to the system and Setup or just to Setup Save Exit setup Save CMOS value change to CMOS and exit setup Exit without saving Abandon all CMOS value changes and exit setup ...

Page 16: ...ote that the specifications of your drive must match with the drive table The hard disk will not work properly if you enter improper information for this category If your hard disk drive type is not matched or listed you can use Type User to define your own drive type manually If you select Type User you will need to know the information listed below Enter the information directly from the keyboar...

Page 17: ...m will stop when an error is detected during power up Memory This item is display only It is automatically detected by POST Power On Self Test of the BIOS Base Memory The POST of the BIOS will determine the amount of base or conventional memory installed in the system The value of the base memory is typically 512K for systems with 512K memory installed on the mainboard or 640K for systems with 640...

Page 18: ...er searches first for the disk operating system The system supports feature of boot from IDE D E or F drive if there are present boot from CD ROM and boot from SCSI drive Default value is A C SCSI Swap Floppy Drive When this item enables the BIOS will swap floppy drive assignments so that Drive A will function as Drive B and Drive B as Drive A Boot Up Floppy Seek During POST BIOS will determine if...

Page 19: ...lected the system will not boot and access to Setup will be denied if the correct password is not entered at the prompt When Setup is selected the system will boot but access to Setup will be denied if the correct password is not entered at the prompt PCI VGA Palette Snoop This item must be set to enabled if there is a MPEG ISA card installed in the system and disabled if there is no MPEG ISA card...

Page 20: ...s Clock by different system clock DRAM Speed Selection This item set the DRAM Read Write timings that the system uses When item of Auto Configuration is disabled this item will not show up DRAM RAS Precharge Time DRAM must continually be refreshed or it will lose its data Normally DRAM is refreshed entirely as the result of a single request This option allows you to determine the number of CPU clo...

Page 21: ...f 200MHz Pentium Pro processor is used PCI clock will be 33MHz ISA Clock will be 8 25MHz when PCI clock divided by 4 and 11MHz when PCI clock divided by 3 DRAM Refresh Queue When enabled the chipset s internal 4 deep refresh queue is enabled with 4th request being the priority request All refresh requests are queued If disabled the refresh queue is disabled and all refreshes are priority requests ...

Page 22: ... the user to set whether the video BIOS C000 C7FF areas are cacheable or non cacheable 8 Bit I O Recovery Time The recovery time is the length of time measured in CPU clocks which the system will delay after the completion of an input output request This delay takes place because the CPU is operating so much after than the input output bus that the CPU must be delayed to allow for the completion o...

Page 23: ...required ISA master latencies Delayed Transaction Since the 2 1 revision of the PCI specification requires much tighter controls on target and master latency PCI cycles to or from ISA typically take longer When enabled the chipset provides a programmable delayed completion mechanism to meet the required target latencies ...

Page 24: ...n their maximum value Max Saving Predefined timer values are used such that all timers minimum value PM Control by APM If this item set to No system BIOS will ignore and APM calls when the power is managed the system If this item setup to Yes system BIOS will wait for APM s prompt before it enter any PM mode e g DOZE STANDBY or SUSPEND Video Off Method Blank ScreenThe system BIOS will only blanks ...

Page 25: ...r off when system is in SUSPEND mode Disable HDD s motor will not be turn off IRQ3 4 8 12 Wake Up Events In Doze Standby If these items set to Off the IRQ3 4 8 or 12 event s activity will not reactivates the system from Doze and Standby mode If these items set to On the IRQ3 4 8 or 12 event s activity will reactivate system from Doze and Standby mode Power Down Resume Events If this items sets to ...

Page 26: ...1 12 14 15 assigned to These items allow you to determine the IRQ assigned to the ISA bus and is not available to any PCI slot Choices areLegacy ISA and PCI ISA PnP DMA 0 1 3 5 6 7 assigned to These items allow you to determine the DMA assigned to the ISA bus and is not available to any PCI slot Choices areLegacy ISA and PCI ISA PnP PCI IRQ Activated by This items sets the method by which the PCI ...

Page 27: ...ot has the controller and which PCI interrupt A B C or D is associated with the connected hard drives Remember that this setting refers to the hard disk drive itself rather than individual partitions Since each IDE controller supports two separate hard disk drivers you can select the INT for each Again you will note that the primary has a lower interrupt than the secondary as described in Slot x U...

Page 28: ...gs for on board Primary Secondary Master PIO timing is Auto IDE Primary Secondary Slave PIO In these items there are five modes defined in manual mode and one automatic mode There are0 1 2 3 4 and AUTO The default settings for on board Primary Secondary Slave PIO timing is Auto On Chip Primary PCI IDE This item is used to defined on chip Primary PCI IDE controller is Enable or Disable setting On C...

Page 29: ...e The system board support IrDA 1 0 and Amplitudes Shift Keyed ASKIR infrared through COM 2 port This item specifies onboard Infra Red mode to IrDA 1 0 ASKIR Standard MIR 1 15M MIR 0 57M or FIR MIR 1 15 MIR 0 57 and FIR are reserved for future use Onboard Parallel Port This item specifies onboard parallel port address to 378H 278H 3BCH or Disabled Parallel Port Mode This item specifies onboard par...

Page 30: ...has restricted access to the options Thus by setting separate Supervisor and User password a system supervisor can limit who can change critical Setup values Enter Password Type the password up to eight characters and press Enter The password typed now will clear any previously entered password from CMOS memory You will be asked to confirm the password Type the password again and press Enter You m...

Page 31: ... rebooted or any time you try to enter Setup If you select Setup at Security Option of BIOS Features Setup Menu you will be prompted only when you try to enter Setup Warning Retain a safe record of your password If you ve forgotten or loosed the password the only way to access the system is to clear CMOS memory please refer to Clear CMOS or Clear Password section ...

Reviews: