53
LC-32LE510
LC-40LE510
14. NAND FLASH MEMORY - MX25L1005 (U158)
14.1.
General Description
MX25L1005 is a CMOS 1,048,576 bit serial Flash memory, which is configured as 131,072 x 8 internally.
The MX25L1005 feature a serial peripheral interface and software protocol allowing operation on a simple
3-wire bus. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output
(SO). SPI access to the device is enabled by CS# input. The MX25L1005 provide sequential read operation
on whole chip. After program/erase command is issued, auto program/ erase algorithms which program/
erase and verify the specified page or sector/block locations will be executed. Program command is
executed on page (256 bytes) basis, and erase command is executes on chip or sector(4K-bytes) or
block(64K-bytes). To provide user with ease of interface, a status register is included to indicate the status
of the chip. The status read command can be issued to detect completion status of a program or erase
operation via WIP bit. When the device is not in operation and CS# is high, it is put in standby mode and
draws less than 10uA DC current. The MX25L1005 utilize MXIC's proprietary memory cell, which reliably
stores memory contents even after 100,000 program and erase cycles.
14.2.
Features
Serial Peripheral Interface (SPI) compatible -- Mode 0 and Mode 3
1,048,576 x 1 bit structure
32 Equal Sectors with 4K byte each, Any Sector can be erased individually
2 Equal Blocks with 64K byte each, Any Block can be erased individually
Single Power Supply Operation
2.7 to 3.6 volt for read, erase, and program operations
Latch-up protected to 100mA from -1V to Vcc +1V
Low Vcc write inhibit is from 1.5V to 2.5V
14.3.
Absolute Maximum Ratings
RATING
VALUE
Ambient Operating Temperature
0°C to 70°C
Storage Temperature
-55°C to 125°C
Applied Input Voltage
-0.5v to 4.6v
Applied Output Voltage
-0.5v to 4.6v
VCC to Ground Potential
-0.5v to 4.6v
14.4.
Pinning
8-PIN SOP (150mil)
SYMBOL
DESCRIPTION
CS#
Chip select
SI
Serial Data Input
SO
Serial Data Output
SCLK
Clock Input
HOLD#
Hold, to pause the device without
deselecting the device
VCC
+3.3v Power Supply
GND
Ground
14.4.
Pinning
8-PIN SOP (150mil)
SYMBOL
DESCRIPTION
CS#
Chip select
SI
Serial Data Input
SO
Serial Data Output
SCLK
Clock Input
HOLD#
Hold, to pause the device without
deselecting the device
VCC
+3.3v Power Supply
GND
Ground
13.4
13.2
13.3
13.1
13.
Summary of Contents for LC-32LE510E
Page 20: ...20 LC 32LE510 LC 40LE510 1 1 General Block Diagram 1 1 General Block Diagram ...
Page 28: ...28 LC 32LE510 LC 40LE510 4 4 Frequency response ...
Page 30: ...30 LC 32LE510 LC 40LE510 5 3 Absolute Ratings 5 3 1 Electrical Characteristics ...
Page 31: ...31 LC 32LE510 LC 40LE510 5 3 2 Operating Specifications ...
Page 32: ...32 LC 32LE510 LC 40LE510 5 4 Pinning ...
Page 34: ...34 LC 32LE510 LC 40LE510 6 3 2 Operating Specifications 6 4 Pinning ...
Page 36: ...36 LC 32LE510 LC 40LE510 Ì µ µ ò Ú ĞÉîê ĞÉîé µ º ò Ú ĞÍïêô ĞÍïéô ĞÍêğ µ µ ò ...
Page 49: ...49 LC 32LE510 LC 40LE510 12 4 Pinning 11 4 ...
Page 50: ...50 LC 32LE510 LC 40LE510 ...
Page 52: ...52 LC 32LE510 LC 40LE510 ...
Page 66: ...66 LC 32LE510 LC 40LE510 23 3 VGA CN132 22 3 ...
Page 69: ...69 LC 32LE510 LC 40LE510 23 3 Options Options Options 1 Options 2 ...
Page 82: ...82 LC 32LE510 LC 40LE510 Notes ...
Page 95: ...95 LC 32LE510 LC 40LE510 PRINTED WIRING BOARD 28 PRINTED WIRING BOARD Main Unit PWB Top Side ...
Page 96: ...96 LC 32LE510 LC 40LE510 NOTES ...
Page 121: ...121 LC 32LE510 LC 40LE510 Notes ...