21V1-L
4 – 3
AUTO ADJUSTMENT
H-VCO
RF-AGC
PIF-VCO
1. When there is H-VCO auto adjustment key input at item H-VCO, auto adjustment will be implemented.
2. H-FREE (1chip) is set to 1.
3. H-OUT (1chip) is set by intelligent monitor output.
4. IM input becomes TIM input.
5. H-VCO (1chip) data is changed so that the number is 126 inside 8ms interval.
6. When adjustment is completed, OSD display and H-VCO auto adjustment data of EERPOM are updated.
7. H-FREE (1chip), intelligent monitor output, IM input mode are recovered.
1. If there is RF-AGC auto adjustment key input at item RF-AGC, auto adjustment will be implemented.
2. AGC-OUT (MONITOR(1chip)is set by intelligent monitor output.
3. IM input becomes AD input.
4. RF-AGC(1chip) is decreased from current RF-AGC value to 0, the maximum AFT input voltage is obtained.
5. RF-AGC(1chip) is increased until at the point of AFT input voltage is (max. 0.3V), adjustment is completed.
6. When adjustment is completed, OSD display and RFGC auto adjustment status in EEPROM are updated.
7. Intelligent monitor output, IM input mode are recovered.
1. If there is PIF-VCO auto adjustment key input at item PIF- VCO, auto adjustment will be implemented.
2. VIF-DEF (1chip) is set to 1.
3. AFT output (1chip) is set by intelligent monitor output.
4. IM input becomes AD input.
5. VIF-VCO (1chip) is changed so the input voltage becomes 2.5V.
6. When adjustment is completed, OSD display and PIF-VCO auto adjustment status in EEPROM are updated.
7. VIF-DEF (1chip) intelligent monitor output, IM input mode are recovered.
S-TRAP
1. If there is S-TRAP auto adjustment key input at item S-TRAP, auto adjustment will be implemented.
2. S-TRAP OUTPUT is set by intelligent monitor output.
3. IM input becomes AD input.
4. S-Trap (1chip) is set to the value of V45(S-TRAP ADJ Start).
5. S_Trap_Result is set to the value of V45(S-TRAP ADJ Start).
6. S-Trap (1chip) is increased until the minimum input voltage becomes minimum.
7. Wait 20ms before sampling the new_ AD_data.
8. When adjustment is completed, OSD display and S-TRAP auto adjustment status in EEPROM are updated.
9. S-TRAP (1chip) intelligent monitor output, IM input mode are recovered.
Summary of Contents for 21V1-L
Page 32: ...21V1 L 7 1 TV 21V1 L Service Manual 21V1 L Market E CHAPTER 7 CHASSIS LAYOUT ...
Page 33: ...21V1 L 8 1 TV 21V1 L Service Manual 21V1 L Market E CHAPTER 8 BLOCK DIAGRAM ...
Page 34: ...21V1 L 8 2 ...
Page 35: ...21V1 L 8 3 ...
Page 37: ...21V1 L 10 1 TV 21V1 L Service Manual 21V1 L Market E CHAPTER 10 SCHEMATIC DIAGRAM ...
Page 38: ...21V1 L 10 2 ...
Page 39: ...21V1 L 10 3 ...
Page 41: ...21V1 L 11 2 3 0 1 81 7 KLS 3DUWV 6LGH ...
Page 42: ...21V1 L 11 3 3 57 81 7 LULQJ 6LGH ...
Page 43: ...21V1 L 11 4 3 57 81 7 KLS 3DUWV 6LGH ...
Page 57: ...21V1 L 14 ...