4-12
Loss-of-Potential, Load Encroachment, and Directional Element Logic
Date Code 990430
SEL-351P Manual Técnico
Figure SECTION 4: .6:
Internal Enable (32VE) Logic for Zero-Sequence
Voltage-Polarized, Residual-Current Directional Element
50NR
50NF
|I
N
|
50GRP/10
50GFP/10
"V" in setting
ORDER
E32IV
32QGE
32VE
32NE
to Figure
4.11
Relay
Word
Bit
Relay
Word
Bits
DWG: M351R152
setting enable
Relay
Word
Bits
SEL
OGIC
Setting
settings
(internal
enable)
SEL
OGIC
enable
(see
Figure 4.6)
to Figure
4.8
Figure SECTION 4: .7:
Internal Enable (32NE) for Zero-Sequence Voltage-
Polarized, Neutral-Current Directional Element
Summary of Contents for SEL-351P
Page 6: ......
Page 92: ......
Page 96: ......
Page 154: ......
Page 156: ......
Page 222: ......
Page 258: ......
Page 262: ......
Page 324: ......
Page 368: ......
Page 406: ......
Page 482: ......
Page 534: ......
Page 539: ......
Page 549: ......
Page 551: ......
Page 587: ......
Page 597: ......
Page 601: ......
Page 603: ......
Page 609: ......
Page 621: ......
Page 635: ......
Page 649: ......
Page 665: ......
Page 671: ......