BLOCK DIAGRAM DESCRIPTION
(POWER DRIVER)
3
4
5
6
7
10
11
12
13
14
15
16
18
19
OUT
OUT
A
VREG
GNO
OUT A OUT
IN A
IN
OUT
IN
IN A
OUT
A
T.S
D THERMAL SHUT DOWN
D.BUF; DRIVE BUFFER
Pin Name
Function
A 0
CH1 negative output.
A
Driver CH3 input.
B
Driver CH3 input for gain adjust.
Power source.
vcc
Power source.
BIAS IN I
for BIAS amplifier.
B
I
CH4 input for gain adjust.
,
MD
I
I
No. Pin Name
Function
1
XIN
I X’tal
input.
2
CE
I
Chip enable input.
3
DI
I
Serial data input.
4
CL
I
Serial clock
5
DO
6
7
SO2
0
Serial data output.
0
0
output
10
11
12
13
14
I/O
Input/Output port.
I
IF counter input.
I/O
Input/Output
I
AM local oscillator input.
I
FM
oscillator input.
15 VDD
PD
17
16
0
PLL charge pump output.
I
PLL active low-pass filter input.
0
PLL active low-pass filter output.
XOUT
0
output.
Summary of Contents for DC-F320
Page 16: ...EXPLODED VIEW CHASSIS YOl I ii I yo2 v 8 yo2 m l l l I i I YO8 J 92 Y18 I Y18 Y18 Y17 ...
Page 17: ...EXPLODED VIEW CABINET 16 ...
Page 24: ......
Page 26: ...535 508 ...
Page 37: ......
Page 38: ......
Page 39: ......
Page 40: ......
Page 41: ......
Page 42: ......
Page 43: ......
Page 44: ......
Page 45: ......
Page 46: ......
Page 47: ......
Page 48: ......
Page 49: ......
Page 50: ......
Page 51: ......
Page 52: ......
Page 53: ......
Page 54: ......
Page 55: ......
Page 56: ......