Block Diagrams
Samsung Electronics
7-3
This Document can not be used without Samsung’s authorization
CAMERA
PROCESSOR
MPEG4
CODEC
(30FPS@VGA)
JPEG
CODEC
VIDEO BUS
AHB BUS
ARM920T
AHB2VIDEO
BRIDGE
AP
B B
U
S
AHB2APB
BRIDGE
USB 2.0 DEV.
UART * 2
AUDIO
CODEC
(G.726)
MS Pro
SD/MMC
Timer * 4
GPIO(32bit)
DNIe
DMA * 4
DVC
DSP
I2C*2
Motor
Control
PWM
2ch
I2S
SPI * 2
OSD
AD 4ch
(200KHz/
10bit)
DRAM
Controller
(for F/W)
NAND
FLASH
CONTROLLER
7-3 IC201 Block Diagram
