83
Ⅵ. CIRCUIT DIAGRAM
USBVBUS
C
T
R
D
D
V
OI
D
U
A
_
C
C
V
3
_
3
R
W
P
D
D
V
R
D
D
_
C
C
V
5
_
2
NI
A
M
_
C
C
V
5
_
2
C
D
A
_
C
C
V
3
_
3
R
E
W
O
P
D
N
G
]
0..
4
1[
D
D
A
M
A
R
]
0..
5
1[
T
A
D
M
A
R
S
A
C
M
A
R
X
S
A
R
M
A
R
X
K
L
C
M
A
R
X
K
L
C
M
A
R
M
D
U
M
A
R
M
D
L
M
A
R
S
Q
D
L
M
A
R
S
Q
D
U
M
A
R
E
W
M
A
R
X
S
C
M
A
R
X
N
E
K
C
M
A
R
F
E
R
V
M
A
R
USBDM
P
R
K
P
S
N
R
K
P
S
P
CI
M
N
CI
M
]
0..
1[
T
T
U
H
S
SE
BAT_CHK
NI_DETECT
NI
A
M
_
C
C
V
3
_
3
NI
A
M
_
C
C
V
8
_
1
USBDP
AUDIO_PWDN
+/-
UP
DOWN
SH1
SH2
POWER_ON
PLAY_ON
VJ_DETN
PS
AF_LED
MODE_KEY
KEY_IN0
XFEXTCE1
SDCD
XFRESBSY
XFRESCE
XFWR
XFOE
FCLK
CLE
ALE
SD_WP
FD[7..0]
CCD_CNT1
BL_CNT1
EFFECT
3
T
N
C
_
D
C
C
AL_LED
FEP_RST
T
U
O
E
NI
L
OSC1
NEC
OSC2
FLSHTRIG
NES
K
L
C
C
D
H
D
V
]
0..
1
1[
A
T
A
D
C
]
0..
1[
M
O
O
Z
]
0..
1[
SI
RI
T
N
C
_I
P
Z
T
N
C
_
R
P
Z
1
L
T
N
C
B
U
S
A
T
A
D
P
S
K
L
C
P
S
L
A
V
E
F
A
L
C
S
A
D
S
S
B
V
C
W
S
_
W
P
N
O
R
W
P
T
N
C
_I
P
F
A
ZPR
ZPI
]
0..
7[
T
A
D
D
C
L
LCDCLK
VSYNC
HSYNC
SDAT
SCK
SEN
T
C
E
T
E
D
P
XRESET
2
T
N
C
_
D
C
C
MEASUREMENT
NWP
]
0..
3[
S
U
C
O
F
H
C
A
O
C
_
C
C
V
3
_
3
I
P
F
A
LCD_CNT
R
D
D
_
C
C
V
5
_
2
H
C
A
O
C
_
C
C
V
3
_
3
H
C
A
O
C
_
C
C
V
8
_
1
H
C
A
O
C
_
C
C
V
8
_
1
C
D
A
_
C
C
V
3
_
3
B
S
U
_
C
C
V
8
_
1
OI
D
U
A
_
C
C
V
3
_
3
B
S
U
_
C
C
V
3
_
3
C
A
D
_
C
C
V
3
_
3
H
C
A
O
C
_
C
C
V
3
_
3
H
C
A
O
C
_
C
C
V
3
_
3
B
S
U
_
C
C
V
8
_
1
H
C
A
O
C
_
C
C
V
8
_
1
C
A
D
_
C
C
V
3
_
3
NI
A
M
_
C
C
V
8
_
1
H
C
A
O
C
_
C
C
V
3
_
3
NI
A
M
_
C
C
V
3
_
3
NI
A
M
_
C
C
V
5
_
2
C
D
A
_
C
C
V
3
_
3
H
C
A
O
C
_
C
C
V
3
_
3
R
D
D
_
C
C
V
5
_
2
H
C
A
O
C
_
C
C
V
8
_
1
H
C
A
O
C
_
C
C
V
3
_
3
B
S
U
_
C
C
V
3
_
3
H
C
A
O
C
_
C
C
V
3
_
3
H
C
A
O
C
_
C
C
V
3
_
3
R
W
P
D
D
V
H
C
A
O
C
_
C
C
V
3
_
3
H
C
A
O
C
_
C
C
V
3
_
3
c
o
L
t
o
o
B
s
s
a
p
y
b
k
l
C
7
t
o
o
B
s
u
b
s
i
V
8
t
o
o
B
5
t
o
o
B
e
v
r
e
s
e
R
s
n
i
p
n
o
i
t
a
r
u
g
i
f
o
C
6
t
o
o
B
S
M
d
p
S
t
o
o
B
d
a
p
8
0
6
1
d
n
a
0
2
5
2
8
t
o
o
B
7
t
o
o
B
5
t
o
o
B
1
2
R4
39K
R4
39K
R49
30K
R49
30K
1
2
R8
39K
R8
39K
+
)
1(
1
6
C
+
)
1(
1
6
C
1
2
R10
39K
R10
39K
1
2
R16
39K
R16
39K
7
B
F
)
1(
1
N
S
1
8
1
G
P
8
1
M
L
B
7
B
F
)
1(
1
N
S
1
8
1
G
P
8
1
M
L
B
9
3
C
1.
0
9
3
C
1.
0
1
2
4
6
R
)
%
1(
K
0
2
8
4
6
R
)
%
1(
K
0
2
8
1
2
R2
10K
R2
10K
7
4
C
P
7
2
7
4
C
P
7
2
3
7
R
R
0
2
1
3
7
R
R
0
2
1
1
2
1
6
R
K
0
0
1
1
6
R
K
0
0
1
1
2
R15
10K
R15
10K
R
E
W
O
P
D
N
GR
E
W
O
P
D
N
G
2
D
N
A
N
2
D
N
A
N
4
B
F
)
1(
1
N
S
1
8
1
G
P
8
1
M
L
B
4
B
F
)
1(
1
N
S
1
8
1
G
P
8
1
M
L
B
X
TXT
5
2
C
1.
0
5
2
C
1.
0
1
2
+
8
3
C
)
A(
V
3.
6/
7
4
+
8
3
C
)
A(
V
3.
6/
7
4
2
D
R
A
C2
D
R
A
C
7
1
C
1.
0
7
1
C
1.
0
2
E
ZI
S2
E
ZI
S
1
2
1.
0
5
C1
.
0
5
C
3
C
1
0.
0
3
C
1
0.
0
P
7
4
5
CP
7
4
5
C
3
2
C
1
0.
0
3
2
C
1
0.
0
1
D
R
A
C
1
D
R
A
C
1
2
4
2
C
)
A(
V
3.
6/
7
4
4
2
C
)
A(
V
3.
6/
7
4
1
2
0
5
C
N
E
P
O
0
5
C
N
E
P
O
1
Y
)
3
0-
X
C
F(
z
H
M
2
1
1
Y
)
3
0-
X
C
F(
z
H
M
2
1
1
2
R13
39K
R13
39K
1
2
R22
33K
R22
33K
1
2
6
8
1
R
K
3
3
6
8
1
R
K
3
3
1
1
B
F
)
1(
1
N
S
1
8
1
G
P
8
1
M
L
B
1
1
B
F
)
1(
1
N
S
1
8
1
G
P
8
1
M
L
B
1
2
R185
10K
R185
10K
P
7
3
5
CP
7
3
5
C
+
)
1(
1
5
3
C
+
)
1(
1
5
3
C
5
B
F
)
1(
1
N
S
1
8
1
G
P
8
1
M
L
B
5
B
F
)
1(
1
N
S
1
8
1
G
P
8
1
M
L
B
2
3
C
1.
0
2
3
C
1.
0
1
2
R19
39K
R19
39K
C44
0.1(OPEN)
C44
0.1(OPEN)
1
2
R5
39K
R5
39K
1
2
C
1
0.
0
1
2
C
1
0.
0
6
2
2
R
)
%
1(
R
2
9
3
6
2
2
R
)
%
1(
R
2
9
3
4
3
C
1
0.
0
4
3
C
1
0.
0
9
1
P
0
2
R
9
1
M
8
1
N
7
1
N
8
1
R
0
2
P
8
1
P
9
1
T
9
1
R
0
2
T
3
T
4
U
3
1
U
2
1
V
1
1
U
9
V
5
1
U
7
1
T
6
1
V
5
1
V
D16
0
2
A
0
2
B
8
1
H
8
1
D
0
2
C
7
1
E
8
1
F
8
1
E
8
1
G
K19
L20
K20
J19
J20
H20
G20
J18
H19
K18
F20
L18
M18
G19
F19
E20
E19
D20
D19
N3
N4
M4
K3
L4
K2
K4
J3
J2
K1
J1
H3
H2
H1
G2
G1
F1
F2
G3
E1
E2
F3
D1
D2
L3
N2
V7
M1
L1
M3
R3
M2
V4
U2
V6
P3
P1
V5
N1
U1
L2
T1
T4
P2
R2
R1
4
B
4
A
5
C
4
D
4
C
3
A
3
B
3
D
3
C
3
E
2
A
1
A
2
C
1
B
1
C
2
B
1
V
1
Y
2
Y
3
Y
4
Y
5
Y
6
Y
7
Y
8
W
7
W
6
W
5
W
4
W
3
W
2
W
1
W
8
1
Y
9
1
Y
0
2
Y
9
1
V
0
2
V
0
2
W
9
1
W
8
1
W
7
1
W
6
1
W
7
1
Y
5
1
W
4
1
W
5
1
Y
6
1
Y
2
1
Y
3
1
Y
2
1
W
1
1
Y
9
Y
0
1
W
8
Y
9
W
4
1
Y
1
1
W
0
1
Y
3
1
W
5
U
6
U
8
U
0
1
U
2
1
U
4
1
U
6
1
U
3
1
V
4
1
V
7
A
7
B
8
C
9
C
7
C
5
1
C
9
1
A
9
1
C
6
1
A
5
1
A
7
1
B
8
1
B
7
1
G
6
1
B
9
1
B
8
1
A
5
1
B
3
1
B
3
1
A
4
1
D
4
1
B
2
T
3
U
3
V
2
V
7
U
0
1
V
8
V
1
1
V
U17
M9
U18
M10
L9
L12
L11
M12
M11
K12
K11
K10
J9
L10
K9
U20
U19
P17
M17
F4
D11
T18
R4
J10
K17
J17
G4
H4
J4
H17
L17
U9
P4
D9
J11
J12
C11
A9
A10
A8
D17
F17
C10
E4
D8
B8
D5
C6
B5
A5
B6
A6
D6
D7
V17
V18
C14
D12
C12
A14
6
1
C
5
1
D
C17
A17
A12
A11
C18
D10
D13
C13
B11
B10
B9
B12
9
1
L
7
1
R
9
1
N
0
2
M
0
2
N
E
C
A
F
R
E
T
N
I
D
C
L
D
DDR INTERFACE
AUDIO INTERFACE
E
C
A
F
R
E
T
N
I
G
A
T
J
E
D
C
C
E
C
A
F
R
E
T
N
I
T
R
O
P
Y
R
A
I
L
I
X
U
A
E
C
A
F
R
E
T
N
I
C
R
W
P
E
C
A
F
R
E
T
N
I
C
T
R
T
U
P
T
U
O
V
T
T
R
O
P
T
R
A
U
C
D
A
E
C
A
F
R
E
T
N
I
FLASH STROBE
S
N
I
P
R
E
W
O
P
M
W
P
T
R
O
P
B
S
U
E
C
A
F
R
E
T
N
I
E
C
A
F
R
E
T
N
I
Y
R
O
M
E
M
M
O
R
/
H
S
A
L
F
L
L
P
T
R
O
P
O
I
P
G
L
X
T
R
O
P
S
N
E
L
E
C
A
F
R
E
T
N
I
1
U
S
8-
H
C
A
O
C
E
C
A
F
R
E
T
N
I
D
C
L
D
DDR INTERFACE
AUDIO INTERFACE
E
C
A
F
R
E
T
N
I
G
A
T
J
E
D
C
C
E
C
A
F
R
E
T
N
I
T
R
O
P
Y
R
A
I
L
I
X
U
A
E
C
A
F
R
E
T
N
I
C
R
W
P
E
C
A
F
R
E
T
N
I
C
T
R
T
U
P
T
U
O
V
T
T
R
O
P
T
R
A
U
C
D
A
E
C
A
F
R
E
T
N
I
FLASH STROBE
S
N
I
P
R
E
W
O
P
M
W
P
T
R
O
P
B
S
U
E
C
A
F
R
E
T
N
I
E
C
A
F
R
E
T
N
I
Y
R
O
M
E
M
M
O
R
/
H
S
A
L
F
L
L
P
T
R
O
P
O
I
P
G
L
X
T
R
O
P
S
N
E
L
E
C
A
F
R
E
T
N
I
1
U
S
8-
H
C
A
O
C
K
0
1
2
6
RK
0
1
2
6
R
1
2
R11
39K
R11
39K
1
2
R17
39K
R17
39K
1
B
F
)
1(
1
N
S
1
8
1
G
P
8
1
M
L
B
1
B
F
)
1(
1
N
S
1
8
1
G
P
8
1
M
L
B
0
7
R
M
1
0
7
R
M
1
1
1
C
1
0.
0
1
1
C
1
0.
0
R50
30K
R50
30K
1
2
6
4
C
1.
0
6
4
C
1.
0
1
D
N
A
N
1
D
N
A
N
2
1
C
1.
0
2
1
C
1.
0
8
2
C
1.
0
8
2
C
1.
0
C
D
A
_
C
C
V
3
_
3C
D
A
_
C
C
V
3
_
3
1
2
R9
10K
R9
10K
9
1
C
1
0.
0
9
1
C
1
0.
0
1
2
3
4
5
6
7
8
1
L
_
N
R
4
x
R
0
0
1
1
L
_
N
R
4
x
R
0
0
1
2
C
1.
0
2
C
1.
0
1
2
4
2
R
R
3
3
4
2
R
R
3
3
1
2
6.19K(1%)
R71
6.19K(1%)
R71
0
4
C
1
0.
0
0
4
C
1
0.
0
5
1
C
1
0.
0
5
1
C
1
0.
0
1
2
7
6
R
)
%
1(
7
M
2
7
6
R
)
%
1(
7
M
2
8
C
1.
0
8
C
1.
0
0
2
C
1.
0
0
2
C
1.
0
9
6
R
2
K
1
9
6
R
2
K
1
1
E
ICVN0518X400
1
E
ICVN0518X400
8
4
C
P
7
2
8
4
C
P
7
2
6
2
C
1.
0
6
2
C
1.
0
2
2
C
1.
0
2
2
C
1.
0
7
2
C
1
0.
0
7
2
C
1
0.
0
1
2
1.
0
4
C
1.
0
4
C
4
1
C
1.
0
4
1
C
1.
0
1
2
3
4
5
6
7
8
2
L
_
N
R
4
x
R
0
0
1
2
L
_
N
R
4
x
R
0
0
1
1
2
+
6
1
C
)
A(
V
3.
6/
7
4
+
6
1
C
)
A(
V
3.
6/
7
4
1
2
R3
39K
R3
39K
1
2
R12
39K
R12
39K
9
4
C
1.
0
9
4
C
1.
0
R25
100R
R25
100R
9
C
1
0.
0
9
C
1
0.
0
1
2
R
3
3
6
2
RR
3
3
6
2
R
R52
10K
R52
10K
9
2
C
1
0.
0
9
2
C
1
0.
0
R53
10K
R53
10K
1
3
C
1
0.
0
1
3
C
1
0.
0
1
C
)
A(
)l
a
mr
of
n
o
C(
V
3.
6/
8
6
1
C
)
A(
)l
a
mr
of
n
o
C(
V
3.
6/
8
6
1
2
R7
100K
R7
100K
3
1
C
1
0.
0
3
1
C
1
0.
0
1
2
R6
39K
R6
39K
1
2
R1
100K
R1
100K
1
2
R14
39K
R14
39K
3
B
F
)
1(
1
N
S
1
8
1
G
P
8
1
M
L
B
3
B
F
)
1(
1
N
S
1
8
1
G
P
8
1
M
L
B
1
2
+
7
C
)
A(
V
3.
6/
7
4
+
7
C
)
A(
V
3.
6/
7
4
8
1
C
1
0.
0
8
1
C
1
0.
0
2
Y
)
0
0
2-
T
V(
z
H
K
8
6
7.
2
3
2
Y
)
0
0
2-
T
V(
z
H
K
8
6
7.
2
3
1
2
R18
39K
R18
39K
3
3
C
1
0.
0
3
3
C
1
0.
0
1
2
R20
100K
R20
100K
0
1
C
1.
0
0
1
C
1.
0
0
3
C
1.
0
0
3
C
1.
0
X
RXR
1
E
ZI
S
1
E
ZI
S
NI
A
M
_
C
C
V
3
_
3N
I
A
M
_
C
C
V
3
_
3
7) MAIN_DSP-COACH-8S
Summary of Contents for DIGIMAX S700
Page 1: ......
Page 13: ...13 Ⅱ INSTALLATION ...
Page 16: ...Ⅲ EXPLODED VIEW AND PART LIST 16 1 1 1 2 1 2 1 3 1 MAIN ASSEMBLY ...
Page 24: ...24 Ⅲ EXPLODED VIEW AND PART LIST 4 8 4 1 4 3 4 4 4 5 4 6 4 2 4 2 4 7 4 BARRIER ASSEMBLY ...
Page 30: ...30 Ⅲ EXPLODED VIEW AND PART LIST 7 BACK COVER ASSEMBLY 7 1 7 3 7 2 7 4 7 5 7 6 7 7 ...
Page 70: ...70 Ⅴ PATTERN DIAGRAM 1 PARTS ARRANGEMENT FOR EACH PCB ASS Y 1 MAIN_TOP ...
Page 71: ...71 Ⅴ PATTERN DIAGRAM 2 MAIN_BOTTOM ...
Page 72: ...72 Ⅴ PATTERN DIAGRAM 3 MODE ...
Page 73: ...73 Ⅴ PATTERN DIAGRAM 4 STROBO_TOP ...
Page 74: ...74 Ⅴ PATTERN DIAGRAM 5 STROBO_BOTTOM ...
Page 75: ...75 Ⅴ PATTERN DIAGRAM 6 CCD_TOP ...
Page 76: ...76 Ⅴ PATTERN DIAGRAM 7 CCD_BOTTOM ...
Page 78: ...78 Ⅵ CIRCUIT DIAGRAM 2 MAIN_POWER ...
Page 79: ...79 Ⅵ CIRCUIT DIAGRAM 3 MAIN_AUDIO ...
Page 80: ...80 Ⅵ CIRCUIT DIAGRAM 4 MAIN_KEY ...
Page 81: ...81 Ⅵ CIRCUIT DIAGRAM 5 MAIN_FEB ...
Page 82: ...82 Ⅵ CIRCUIT DIAGRAM 6 MAIN_LCD ...
Page 84: ...84 Ⅵ CIRCUIT DIAGRAM 8 MAIN_CRADLE ...
Page 85: ...85 Ⅵ CIRCUIT DIAGRAM 9 MAIN_DDR ...
Page 86: ...86 Ⅵ CIRCUIT DIAGRAM 10 MAIN_TOP ...
Page 87: ...87 Ⅵ CIRCUIT DIAGRAM 11 MAIN_MEMORY ...
Page 88: ...88 Ⅵ CIRCUIT DIAGRAM 12 MAIN_MOTOR ...
Page 89: ...89 Ⅵ CIRCUIT DIAGRAM 13 MAIN_STROBO ...
Page 90: ...90 Ⅵ CIRCUIT DIAGRAM 14 STROBO FPCB ...
Page 91: ...91 Ⅵ CIRCUIT DIAGRAM 15 CCD FPCB ...
Page 97: ...97 Ⅷ SERVICE INFORMATION 12 Disassemble the MAIN PCB 13 Remove 2 screws 14 Remove 2 screws ...
Page 100: ...100 Ⅷ SERVICE INFORMATION 4 Assemble 2 screws 5 Assemble 2 screws 6 Attach the MAIN PCB ...