
Remote commands
R&S
®
FSVA3000/ R&S
®
FSV3000
1369
User Manual 1178.8520.02 ─ 08
<DisplayName>
Name of the application in the Application Starter
Example:
SYSTem:PLUGin:APPStarter:SELect 'External',
'+'
Manual operation:
See
12.11
Using the status register
For more information on the contents of the status registers see:
●
●
Chapter 11.2.2.4, "STATus:OPERation register"
●
Chapter 11.2.2.6, "STATus:QUEStionable:ACPLimit register"
●
Chapter 11.2.2.7, "STATus:QUEStionable:EXTended register"
●
Chapter 11.2.2.9, "STATus:QUEStionable:FREQuency register"
●
Chapter 11.2.2.10, "STATus:QUEStionable:LIMit register"
●
Chapter 11.2.2.11, "STATus:QUEStionable:LMARgin register"
●
Chapter 11.2.2.12, "STATus:QUEStionable:POWer register"
●
Chapter 11.2.2.13, "STATus:QUEStionable:TEMPerature register"
●
Chapter 11.2.2.14, "STATus:QUEStionable:TIMe register"
General status register commands
..................................................................... 1369
Reading out the CONDition part
......................................................................... 1370
................................................................................1370
................................................................................ 1371
Controlling the negative transition part
................................................................1371
Controlling the positive transition part
.................................................................1372
12.11.1
General status register commands
.............................................................................................. 1370
STATus:PRESet
This command resets the edge detectors and
ENABle
parts of all registers to a defined
value. All
PTRansition
parts are set to
FFFFh
, i.e. all transitions from 0 to 1 are
detected. All
NTRansition
parts are set to 0, i.e. a transition from 1 to 0 in a
CONDition
bit is not detected. The
ENABle
part of the
STATus:OPERation
and
STATus:QUEStionable
registers are set to 0, i.e. all events in these registers are not
passed on.
Usage:
Event
Using the status register