![Quectel UC20 Hardware Design Download Page 36](http://html1.mh-extra.com/html/quectel/uc20/uc20_hardware-design_3583911036.webp)
UMTS/HSPA Module Series
UC20 Hardware Design
UC20_Hardware_Design Confidential / Released 35 / 82
Reset pulse
RESET_N
4.7K
47K
≥ 150ms
Figure 13: Reference Circuit of RESET_N by Using Driving Circuit
RESET_N
S2
Close to S2
TVS
Figure 14: Reference Circuit of RESET_N by Using Button
The reset scenario is illustrated as the following figure.
V
IL
≤ 0.5V
V
IH
≥ 1.3V
VBAT
150ms
RESETTING
Module
Status
RUNNING
RESET_N
RUNNING
≥ 5s
Figure 15: Timing of Resetting Module
Use the RESET_N only when turning off the module by the command
AT+QPOWD
and the PWRKEY pin
failed.
NOTE
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from