Portwell NANO-6051, User Manual

Page: 49 / 81

NANO-6051
Copyright © Portwell 2020 NANO-6051 User's Guide 49
Feature Description Options
Active Processor Cores Number of cores to enable in each processor package.
★
All, 1
Hyper-Threading Enable or Disable Hyper-Threading Technology
★
Enabled ,Disabled
Boot performance mode Select the performance state that the BIOS will set starting from reset vector
★
Max Non-Turbo Performance,
Max Battery, Turbo Performance
Intel (VMX) Virtualization
Technology When enabled, a VMM can utilize the additional hardware capabilities provided by
Vander pool Technology.
★
Enabled ,Disabled
Intel® Speed Step ™ Allows more than two frequency ranges to be supported.
★
Enabled ,Disabled
Intel® Speed Shift Technology
Enable/Disable Intel® Speed Shift Technology support. Enabling will expose the CPPC
v2 interface to allow for hardware controlled P-states
★
Enabled ,Disabled
Turbo Mode
Enable/Disable processor Turbo Mode (requires Intel Speed Step or Intel Speed Shift to
be available and enabled)
★
Disabled, Enabled
C states
Enable/disable CPU Power Management. Allows CPU to go to C states It’s not 100%
utilized
★
Enabled ,Disabled
C-State Auto Demotion Configure C-State Auto Demotion
★
C1 and C3, Disable, C1 ,C3
C-State Un-demotion Configure C-State Un-demotion
★
C1 and C3, Disable, C1 ,C3
Package C State Demotion Package C-State Demotion
★
Disabled, Enabled
Package C State Un-demotion Package C-State Un-demotion
★
Disabled, Enabled
CState Pre-Wake Disable – Sets bit 30 of POWER_CTL MSR(0x1FC) to 1 to disable the Cstate Pre-Wake
★
Enabled ,Disabled
IO MWAIT Redirection
When set, will map IO_read instructions sent to IO registers
PMG_IO_BASE_Aoffset to MWAIT(offset)
★
Disabled, Enabled
Package C State Limit
Maximum Package C State Limit Setting. Cpu Default: Leaves to Factory default value.
Auto: Initializes to deepest available Package C States Limit
★
Auto ,C0/C1,C2,C3,C6,C7,
C7S,C8,C9,C10,Cpu Default,