![Pioneer SX-315 Service Manual Download Page 52](http://html.mh-extra.com/html/pioneer/sx-315/sx-315_service-manual_330661052.webp)
SX-315
52
1
2
3
4
1
2
3
4
C
D
F
A
B
E
Pin Function
No.
Pin Name
I/O
Function
1
VD1
−
Digital Positive Supply: Pins1,12,23
2
DGND1
−
Digital Supply Ground: Pins 2,13,24
3
AUDATA3,XMT958A
O
SPDIF Transmitter Output, Digital Audio Output 3
4
WR,DS,EMWR,GPIO10
I/O
Host Write Strobe or Host Data Strobe or External Memory Write Enable or General Purpose Input
& Output Number 10
5
RD,R/W,EMOE,GPIO11
I/O
Host Parallel Output Enable or Host Parallel R/W or External Memory Output Enable or General
Purpose Input & Output Number 11
6
A1, SCDIN
I
Host Address Bit One or SPI Serial Control Data Input
7
A0, SCCLK
I
Host Paralle Address Bit Zero or Serial Control Port Clock
8
DATA7,EMAD7,GPIO7
I/O
Pin8
9
DATA6,EMAD6,GPIO6
I/O
Pin9
10
DATA5,EMAD5,GPIO5
I/O
Pin10
11
DATA4,EMAD4,GPIO4
I/O
Pin11
12
VD2
−
Digital Positive Supply: Pins1,12,23
13
DGND2
−
Digital Supply Ground: Pins 2,13,24
14
DATA3,EMAD3,GPIO3
I/O
Pin14
15
DATA2,EMAD2,GPIO2
I/O
Pin15
16
DATA1,EMAD1,GPIO1
I/O
Pin16
17
DATA0,EMAD0,GPIO0
I/O
Pin17
18
CS
I
Host Parallel Chip Select, Host Serial SPI Chip Select
19
SCDIO,SCDOUT,PSEL,GPIO9
O
Serial Control Port Data Input and Output, Parallel Port Type Select
20
ABOOT,INTREQ
I/O
Control Por Interrupt Request, Automatic Boot Enable
21
EXTMEM,GPIO8
I/O
External Memory Chip Select or General Purpose Input & Output Number 8
22
SDATAN1
I
PCM Audio Data Input Number One
23
VD3
−
Digital Positive Supply: Pins1,12,23
24
DGND3
−
Digital Supply Ground: Pins 2,13,24
25
SCLKN1,STCCLK2
I
PCM Audio Input Bit Clock
26
LRCLKN1
I
PCM Audio Input Sample Rate Clock
27
CMPDAT, SDATAN2, RCV958
I
PCM Audio Input Number Tow
28
CMPCLK, SCLKN2
I
PCM Audio Input Bit Clock
29
CMPREQ, LRCLKN2
I
PCM Audio Input Sample Rate Clock
30
CLKIN
I
Master Clock Input
31
CLKSEL
−
DSP Clock Select
32
FILT2
−
Phase-Locked Loop Filter
33
FILT1
−
Phase Locked Loop Filter
34
VA
−
Analog Positive Supply
35
AGND
−
Analog Supply Ground
36
RESET
I
Master Reset Input
37
DD
−
Reserved
38
DC
−
Reserved
39
AUDATA2
O
Digital Audio Output 2
40
AUDATA1
O
Digital Audio Output 1
41
AUDATA0
O
Digital Audio Output 0
42
LRCLK
O
Audio Output Sample Rate Clock
43
SCLK
O
Audio Output Bit Clock
44
MCLK
−
Audio Master Clock
Summary of Contents for SX-315
Page 7: ...SX 315 7 5 6 7 8 5 6 7 8 C D F A B E ...
Page 14: ...SX 315 14 1 2 3 4 1 2 3 4 C D F A B E 3 BLOCK DIAGRAM AND SCHEMATIC DIAGRAM 3 1 BLOCK DIAGRAM ...
Page 15: ...SX 315 15 5 6 7 8 5 6 7 8 C D F A B E 7809 ...
Page 25: ...SX 315 25 5 6 7 8 5 6 7 8 C D F A B E ...
Page 31: ...SX 315 31 5 6 7 8 5 6 7 8 C D F A B E D DSP ASSY D CN2 CN1 IC1 Q6 Q5 Q4 Q3 Q1 Q2 SIDE B ...
Page 36: ...SX 315 36 1 2 3 4 1 2 3 4 C D F A B E G FRONT ASSY G CN301 Q301 Q302 IC302 IC301 SIDE B ...
Page 37: ...SX 315 37 5 6 7 8 5 6 7 8 C D F A B E G CP306 CN305 CN303 CN302 C301 Q303 Q304 SIDE B ...