Pioneer PDP-R03U, Service Manual

Page: 130 / 142

PDP-R03U
130
1 2 3 4
1 2 3 4
C
D
F
A
B
E
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15, 28
32, 33, 35,
16, 27, 34
18,23-26,29,36
17
19
20
21
22
30
31
37
38
39
40
41
42
43
44
45
46
47
48
• Pin Function
Pin No. Pin Name I/O Pin Function
CLPO
ADIN
RB
ADVS
ADVD
RT
ACO
DAVD
AYO
DAVS
VG
VRF
IRF
VB
TEST
TEST
DVDD
DVSS
MOD2
MOD1
VEH3
VEH2
VEH1
APCN
TRAP
FIN
CKSL
PLSL
MCKO
ADCK
CPO
PLVS
VCV
PLVD
CLVD
CLPEN
CLVS
O
I
O
—
—
O
O
—
O
—
O
I
O
O
I
I
—
—
I
I
I
I
I
I
I
I
I
I
O
I
O
—
I
—
—
I
—
Built-in clamp circuit current output terminal. To be connected to ADIN when built-in
clamp is used.
Comb filter analog input (A/D converter) terminal.
A/D converter reference bottom voltage. (standard 0.52V)
A/D converter analog grounding terminal.
A/D converter analog power terminal. (5.0V)
A/D converter reference top voltage. (standard 2.6V)
Analog chroma signal output terminal. Resistance to be added between this pin and
GND (DAVS) for obtaining the output.
D/A converter analog power terminal. (5.0V)
Analog luminance signal output terminal. Resistance to be added between this pin and
GND (DAVS) for obtaining the output.
D/A converter analog grounding terminal.
D/A converter terminal.
Y,C ch D/A converter output full-scale setting terminal.
x16 resistance to be connected against D/A converter output resistance “R”.
D/A converter terminal.
Test terminal. Usually fixed at Low.
Test terminal. Usually open or fixed at Low.
Digital power terminal. (5.0V)
Digital grounding terminal.
Y/C separation mode setting terminal.
MOD2 MOD1
L L Most suitable process
H L BPF separation mode
Vertical contour enhancement setting terminal.
VEH3 VEH2 VEH1: Presettable in 8 steps from LLL(Off) to HHH(Max).
Horizontal aperture correction circuit setting terminal. L: off, H: on
Trap filter circuit setting terminal. L: off, H: on
Clock input terminal. Burst lock (4fsc) to be fed in with built-in PLL system. Burst-
locked 4fsc signal to be fed in when PLL is not used.
PLL control terminal.
L : PLL not used. FIN input clock (4fsc) to be fed in.
H : PLL used. VCO oscillator output’s 4fsc clock to be fed in.
FIN input fsc to be selected. L: fsc input, H: 2fsc input.
Either at L or H when 4fsc is fed in PLL (without built-in PLL).
Clock (4fsc) output terminal.
A/D converter clock input terminal. To be connected to MCKO.
PLL phase comparator output terminal. Open when PLL is not used.
PLL analog grounding terminal.
VCO control voltage input terminal. To be connected to PLVS when PLL is not used.
PLL analog power terminal. (5.0V)
Clamp D/A converter analog power terminal. (5.0V)
Clamp circuit enable terminal. L: Clamp on, H: Clamp off
Clamp D/A converter analog grounding terminal.