Table of Contents
©
PHYTEC Meßtechnik GmbH 2009 L-719e_2
Block Diagram ............................................................................. 6
View of the phyCORE-TC1796................................................... 7
Power System and Reset Behavior .................................................. 30
Power-On-Reset Characteristics ..................................................... 31
System Memory................................................................................. 33
Memory Model following Reset ................................................ 33
Runtime Memory Model............................................................ 33
Flash Memory ............................................................................ 35
Standard Flash ............................................................... 35
RS-232 Interface (U5)................................................................ 36
CAN Interface ............................................................................ 38
On-Chip Debug Support (OCDS1) ............................................ 39
USB to UART Bridge (U10)...................................................... 42
Hardwired TCP/IP Ethernet Controller (U21).............................. 43
MAC Address............................................................................. 43
SPI to IIC Master Controller SC18IS600 (U11 / U12) .................. 45
SPI Memory, EEPROM / FLASH (U13) ........................................ 46
Real-Time Clock RTC-8564 (U14) .................................................. 47
Standby Power Supply ..................................................................... 48
OCDS2 debugging............................................................................. 48
microSD-card slot X4 ....................................................................... 49
Technical Specifications ................................................................... 50
Hints for Handling the phyCORE-TC1796.................................... 53
Revision History ................................................................................ 54
Release Notes ............................................................................. 55