![Omega OME-PCI-1002 User Manual Download Page 28](http://html1.mh-extra.com/html/omega/ome-pci-1002/ome-pci-1002_user-manual_4006654028.webp)
3.2 The I/O Address Map
The OME-PCI-1002 registers are given below. The address of each register
is determined by adding the offset to the base address of the corresponding
section.
Section Offset
Name
Access Length
1 4ch
PCI interrupt control
register
R/W 8/16/32
bits
00h
8254 timer1
R/W
8/16/32 bits
04h
8254 timer2
R/W
8/16/32 bits
08h
8254 timer3
R/W
8/16/32 bits
0Ch
8254 control register
W
8/16/32 bits
10h
Analog input channel
control register
W
8/16/32 bits
10h
Status register
R
8/16/32 bits
14h
Analog input gain
control register
W 8/16/32
bits
18h
General control
register
W
8/16/32 bits
1Ch
A/D software trigger
W
8/16/32 bits
1Ch
Clear Interrupt
R
8/16/32 bits
20h
Digital output register
W
16/32 bits
20h
Digital input register
R
16/32 bits
2
30h
A/D data register
R
16/32 bits
28
Summary of Contents for OME-PCI-1002
Page 21: ...Figure 2 4 Figure 2 5 21 ...