
Enhanced Serial Communication Interface (ESCI)
MPC5644A Microcontroller Reference Manual, Rev. 6
1380
Freescale Semiconductor
requests and initiates the frame transmission. Before entering this mode, the application should perform
the following actions:
1. Configure the module for LIN mode.
2. Enable the transmitter by setting TE in
3. Setup the DMA controller channel and provide frame data in system memory
A block diagram which presents an overview of the DMA Controlled LIN TX Frame is shown in
. The content of the fields in the memory is the same as described in
(eSCI_LTR) - LIN TX frame generation
Figure 31-38. DMA Controlled LIN TX Frame generation
31.4.6.4
LIN RX frame generation
The eSCI module supports two modes of LIN RX Frame generation and reception, the CPU controlled
mode and the DMA controlled mode. In the CPU controlled mode, the application provides the required
data by subsequent CPU write accesses to the
LIN transmit register (eSCI_LTR)
data by subsequent CPU read accesses to the
LIN receive register (eSCI_LRR)
. In the DMA controlled
mode, the DMA controller provides the required frame configuration data in response to DMA requests
generated by the eSCI module and transfers the received frame data to the memory in response to DMA
requests generated by the eSCI module.
31.4.6.4.1
CPU Controlled LIN RX frames generation
In this mode, the application initiates the generation of an LIN RX Frame by a sequence of subsequent
CPU write accesses to the
LIN transmit register (eSCI_LTR)
. When the eSCI module has processed the
LIN transmit register (eSCI_LTR)
, the TXRDY interrupt flag in the
Status Register 2 (eSCI_IFSR2)
will be set.
The application should clear the TXRDY interrupt flag
before
writing data into the
because the eSCI module will set the TXRDY one clock cycle after the write access.
DMA
Controller
eSCI
CSM
TX DMA
channel
ID[5:0]
P[1:0]
LEN
1
CSE CRC TD
2
0
DATA 1
DATA 2
DATA N
System Memory
1
LEN must be set to N
2
TD must be set to 1
Break
Synch
Identifier
DATA 1
DATA N
Checksum
LIN TX frame
Summary of Contents for MPC5644A
Page 2: ...MPC5644A Microcontroller Reference Manual Rev 6 2 Freescale Semiconductor...
Page 24: ...MPC5644A Microcontroller Reference Manual Rev 6 24 Freescale Semiconductor...
Page 26: ...MPC5644A Microcontroller Reference Manual Rev 6 26 Freescale Semiconductor...
Page 52: ...Introduction MPC5644A Microcontroller Reference Manual Rev 6 52 Freescale Semiconductor...
Page 56: ...Memory Map MPC5644A Microcontroller Reference Manual Rev 6 56 Freescale Semiconductor...
Page 1228: ...Decimation Filter MPC5644A Microcontroller Reference Manual Rev 6 1228 Freescale Semiconductor...
Page 1440: ...FlexCAN Module MPC5644A Microcontroller Reference Manual Rev 6 1440 Freescale Semiconductor...