M68HC16 Z SERIES
ELECTRICAL CHARACTERISTICS
USER’S MANUAL
A-7
Table A-8 16.78-MHz Clock Control Timing
(V
DD
and V
DDSYN
= 5.0 Vdc
±
10%, V
SS
= 0 Vdc, T
A
= T
L
to T
H
)
Num
Characteristic
Symbol
Minimum
Maximum
Unit
1
PLL Reference Frequency Range
1
MC68HC16Z1
MC68HC16Z2
MC68HC16Z3
NOTES:
1. Refer to notes in
.
f
ref
25
3.2
3.2
50
4.2
4.2
kHz
MHz
MHz
2
On-Chip PLL System Frequency
Slow On-Chip PLL System Frequency
Fast On-Chip PLL System Frequency
External Clock Operation
f
sys
dc
4 (f
ref
)
4 (f
ref
) /128
dc
16.78
16.78
16.78
16.78
MHz
3
PLL Lock Time
Changing W or Y in SYNCR or exiting from
LPSTOP
Cold Start-Up (fast reference option only)
t
lpll
—
20
50
75
ms
4
VCO Frequency
f
VCO
—
2 (f
sys
max)
ms
5
Limp Mode Clock Frequency
SYNCR X bit = 0
SYNCR X bit = 1
f
limp
—
—
f
sys
max /2
f
sys
max
MHz
6
CLKOUT Jitter
Short term (5
µ
s interval)
Long term (500
µ
s interval)
J
clk
–0.5
–0.05
0.5
0.05
%
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
.
..