The Shifter Error Flag (SHIFTERR[SEF]) and any enabled interrupts will set when an
attempt to store matched data into a full SHIFTBUF register occurs (buffer overrun) or
when a mismatch occurs on a start/stop bit check. The flag can be cleared by writing it
with logic 1.
47.4.1.4 Match Continuous Mode
When configured for Match Continuous mode (SHIFTCTL[SMOD]=Match Continuous),
the shifter will shift data in and continuously check for a match result whenever a shift
event is signalled by the assigned Timer. Up to 16-bits of data can be compared using
SHIFTBUF[31:16] to configure the data to be matched and SHIFTBUF[15:0] to mask the
match result.
The Shifter Status Flag (SHIFTSTAT[SSF]) and any enabled interrupts or DMA requests
will set when a match occurs. The flag will clear automatically as soon as there is no
longer a match between Shifter data and SHIFTBUF register.
The Shifter Error Flag (SHIFTERR[SEF]) and any enabled interrupts will set when a
match occurs. The flag will clear when there is a read from the SHIFTBUF register or it
written with logic 1.
47.4.2 Timer operation
The FlexIO 16-bit timers control the loading, shifting and storing of the shift registers,
the counters load the contents of the compare register and decrement down to zero on the
FlexIO clock. They can perform generic timer functions such as generating a clock or
select output or a PWM waveform. Timers can be configured to enable in response to a
trigger, pin or shifter condition; decrement always or only on a trigger or pin edge; reset
in response to a trigger or pin condition; and disable on a trigger or pin condition or on a
timer compare. Timers can optionally include a start condition and/or stop condition.
Each timer operates independently, although a timer can be configured to enable or
disable at the same time as the previous timer (eg: timer1 can enable or disable at the
same time as timer 0) and a timer output can be used to trigger any other timer. The
trigger used by each timer is configured independently and can be configured to be a
timer output, shifter status flag, pin input or an external trigger input (refer to the chip
configuration section for details on the external trigger connections). The trigger
configuration is separate from the pin configuration, which can be configured for input,
output data or output enable.
Chapter 47 Flexible I/O (FlexIO)
Kinetis KE1xZ256 Sub-Family Reference Manual, Rev. 3, 07/2018
NXP Semiconductors
1247
Summary of Contents for Kinetis KE1xZ256
Page 2: ...Kinetis KE1xZ256 Sub Family Reference Manual Rev 3 07 2018 2 NXP Semiconductors...
Page 178: ...Usage Guide Kinetis KE1xZ256 Sub Family Reference Manual Rev 3 07 2018 178 NXP Semiconductors...
Page 356: ...Usage Guide Kinetis KE1xZ256 Sub Family Reference Manual Rev 3 07 2018 356 NXP Semiconductors...
Page 410: ...Interrupts Kinetis KE1xZ256 Sub Family Reference Manual Rev 3 07 2018 410 NXP Semiconductors...
Page 604: ...Usage Guide Kinetis KE1xZ256 Sub Family Reference Manual Rev 3 07 2018 604 NXP Semiconductors...
Page 634: ...Usage Guide Kinetis KE1xZ256 Sub Family Reference Manual Rev 3 07 2018 634 NXP Semiconductors...
Page 674: ...Usage Guide Kinetis KE1xZ256 Sub Family Reference Manual Rev 3 07 2018 674 NXP Semiconductors...
Page 820: ...Usage Guide Kinetis KE1xZ256 Sub Family Reference Manual Rev 3 07 2018 820 NXP Semiconductors...
Page 1030: ...Usage Guide Kinetis KE1xZ256 Sub Family Reference Manual Rev 3 07 2018 1030 NXP Semiconductors...
Page 1052: ...Usage Guide Kinetis KE1xZ256 Sub Family Reference Manual Rev 3 07 2018 1052 NXP Semiconductors...
Page 1066: ...Usage Guide Kinetis KE1xZ256 Sub Family Reference Manual Rev 3 07 2018 1066 NXP Semiconductors...
Page 1268: ...Usage Guide Kinetis KE1xZ256 Sub Family Reference Manual Rev 3 07 2018 1268 NXP Semiconductors...
Page 1314: ...Usage Guide Kinetis KE1xZ256 Sub Family Reference Manual Rev 3 07 2018 1314 NXP Semiconductors...
Page 1316: ...Kinetis KE1xZ256 Sub Family Reference Manual Rev 3 07 2018 1316 NXP Semiconductors...