NXP Semiconductors
UM11734
Hardware user manual for FRDM665SPIEVB
Pin number
Connection
Description
1-2
5V-S32K344EVB
connection of 5 V from S32K344EVB to MC33665A SPI EVB; functional only
when FRDM665SPIEVB is used with S32K344 stackable EVB. Note: Default
connection.
3-4
VREG
5 V generated by VREG is connected to VDD5V. Note: It needs an external
12 V connection to VBAT with J6.
5-6
EXT5V
external 5 V supply connected to J11 is selected for EXT5V
Table 7. VDD5V jumper - J8
Pin number
Connection
Description
1-2
VREG
connects constant 5 V generated by VREG to VDDIO/VIO of MC33665A
3-4
VIO-S32K
connects VIO preselected in S32K344EVB to MC33665A. Note: Default
connection.
5-6
3V3LDO
connects constant 3.3 V generated by low dropout (LDO) to VDDIO/VIO of
MC33665A
Table 8. VIO jumper - J13
Pin number
Connection
Description
1-2
SDAT_RSP_TXD
bridge SDAT_RSP_TXD for single SPI mode
3-4
SCLK_RSP
bridge SCLK_RSP with SCLK_REQ for single SPI mode
5-6
CSN_RSP
bridge CSN_RSP with CSN_REQ for single SPI mode
Table 9. Single SPI jumper - J14
Pin number
Connection
Description
1
HOLD
interface to MC33665A GPIO7
3
SYNC
interface to MC33665A GPIO6
5
GPIO5
interface to MC33665A GPIO5
7
GPIO4
interface to MC33665A GPIO4
9
GPIO3
interface to MC33665A GPIO3
11
GPIO2
interface to MC33665A GPIO2
13
GPIO1
interface to MC33665A GPIO1
15
GPIO0
interface to MC33665A GPIO0
Other
-
not connected
Table 10. S32K344EVB connector - K1
Pin number
Connection
Description
1
STB_OUT
interface to MC33665A standby signal STB_OUT
Table 11. S32K344EVB connector - K2
UM11734
All information provided in this document is subject to legal disclaimers.
© 2022 NXP B.V. All rights reserved.
User manual
Rev. 1 — 25 July 2022
10 / 16
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
