Issue 2.00
UNIVERGE SV8100
5 - 14
Hardware Specifications
5.3
Transmission, Network, and Control Specifications
5.3.1
Transmission
Data Length:
From multiline terminal to CD-8DLCA: 23 bits
From CD-8DLCA to multiline terminal: 23 bits
Data Transmission Rates:
Between CD-8DLCA and multiline terminal: 184K bps (voice and
signaling)
Scanning Time for each multiline terminal: 32 ms.
5.3.2
Network
Time Division Multiplexing (TDM) allows transmission of data and
voice simultaneously over one communications medium. The
specifications that the UNIVERGE SV8100 system uses for
switching, clock, data bus, and timeframe are shown below.
TDM Switching: PCM (A Law)
TDM Clock: 2.048 MHz
TDM Data Bus: 8 bit
TDM Timeframe: 125 µs.
5.3.3
Control
This section indicates the speed or capacity:
Control: Stored program with distributed processing
Central Processor: 32-bit microprocessor
Clock: 266 MHz
Interface Blade: 8- or 16-bit microprocessor
Optional Blades: 16- or 32-bit microprocessor
Multiline Terminal (TDM): 8-bit microprocessor
Multiline Terminal (IP): 32-bit microprocessor
IP Adapter: 32-bit microprocessor
Attendant Console: 4-bit microprocessor
SLT Adapter: 4-bit microprocessor
Summary of Contents for Univerge SV8100
Page 1: ...Configuration Guide Issue 2 00...
Page 2: ......
Page 4: ......
Page 12: ...Issue 2 00 UNIVERGE SV8100 R 6 Regulatory NOTES...
Page 102: ...Issue 2 00 UNIVERGE SV8100 2 68 Features THIS PAGE INTENTIONALLY LEFT BLANK...
Page 112: ...Issue 2 00 UNIVERGE SV8100 3 10 Equipment THIS PAGE INTENTIONALLY LEFT BLANK...
Page 142: ...Issue 2 00 UNIVERGE SV8100 5 26 Hardware Specifications THIS PAGE INTENTIONALLY LEFT BLANK...
Page 149: ......
Page 150: ...CONFIGURATION GUIDE NEC Unified Solutions Issue 2 00...