Nations N32G45 Series, User Manual

Page: 816 / 838

816 / 838
Nations Technologies Inc.
Tel
：
+86-755-86309900
Email
：
info@nationstech.com
Address: Nations Tower, #109 Baoshen Road, Hi-tech Park North.
Nanshan District, Shenzhen, 518057, P.R.China
DVP interface (DVP)
Introduction
DVP is a flexible and powerful CMOS optical sensor interface, which can easily achieve the customer's image capture
requirements, and the entire capture process does not require CPU intervention.
The functional characteristics of the DVP interface module are as follows:

Pure hardware capture method;

Pure input interface;

Support clock output (output through MCO, typical value is 24MHz) to provide clock to external CMOS sensor;

The polarity of input pixel clock DVP_PCLK, frame synchronization signal DVP_VSYNC, and horizontal
synchronization signal DVP_HSYNC can be independently configured.

Support 8x 32bit FIFO;

FIFO transmits 4 bytes at a time, and the transmission speed is extremely fast;

Support DMA, no CPU intervention is required in the whole process of image capture;

The size of the captured image must be an integer multiple of 4 bytes;

Support hardware inversion of captured image data
Hardware Interface
28.2.1 Pin multiplexing mode
Table 28-1 DVP pin multiplexing
Signal Default Mapping Remap 1 Remap 3
DVP_HSYNC PA1 PE2 PE2
DVP_VSYNC PA2 PE3 PE3
DVP_ PCLK PA3 PE4 PE4
DVP_D0 PA4 PE5 PE5
DVP_D1 PA5 PE6 PE6
DVP_D2 PA6 PC0 PC0
DVP_D3 PA7 PB2 PB2
DVP_D4 PC4 PF12 PB10
DVP_D5 PC5 PF13 PB11
DVP_D6 PB0 PF14 PF14
DVP_D7 PB1 PF15 PF15