background image

Chapter 4

Signal Connections

©

 National Instruments Corporation

4-15

PCI-6110E/6111E User Manual

Power Connections

Two pins on the I/O connector 5 V from the computer power 
supply via a self-resetting fuse. The fuse will reset automatically within 
a few seconds after the overcurrent condition is removed. These pins are 
referenced to DGND and can be used to power external digital circuitry.

• Power 4.65 to +5.25 VDC at 1 A

Caution: Under no circumstances should you connect these +5 V power pins directly 

to analog or digital ground or to any other voltage source on the 611X E 
board or any other device. Doing so can damage the 611X E board and the 
computer. National Instruments is 

NOT

 liable for damages resulting from 

such a connection.

Timing Connections

Caution: Exceeding the maximum input voltage ratings, which are listed in 

Table 4-2, can damage the 611X E board and the computer. National 
Instruments is 

NOT

 liable for any damages resulting from such signal 

connections.

All external control over the timing of the 611X E board is routed 
through the 10 programmable function inputs labeled PFI0 through 
PFI9. These signals are explained in detail in the next section, 

Programmable Function Input Connections.

 These PFIs are 

bidirectional; as outputs they are not programmable and reflect the state 
of many DAQ, waveform generation, and general-purpose timing 
signals. There are five other dedicated outputs for the remainder of the 
timing signals. As inputs, the PFI signals are programmable and can 
control any DAQ, waveform generation, and general-purpose timing 
signals.

The DAQ signals are explained in the 

DAQ Timing Connections

 section 

later in this chapter. The waveform generation signals are explained in 
the 

Waveform Generation Timing Connections

 section later in this 

chapter. The general-purpose timing signals are explained in the 

General-Purpose Timing Signal Connections

 section later in this 

chapter.

!

!

PCI_E.book  Page 15  Thursday, June 25, 1998  12:55 PM

Summary of Contents for PCI-6110E/6111E

Page 1: ...ser Manual Multifunction I O Boards for PCI Bus Computers April 1998 Edition Part Number 321759B 01 Copyright 1998 National Instruments Corporation All rights reserved PCI_E book Page 1 Thursday June...

Page 2: ...l 011 288 3336 Canada Ontario 905 785 0085 Canada Qu bec 514 694 8521 Denmark 45 76 26 00 Finland 09 725 725 11 France 01 48 14 24 24 Germany 089 741 31 30 Hong Kong 2645 3186 Israel 03 6120092 Italy...

Page 3: ...EVEN IF ADVISED OF THE POSSIBILITY THEREOF This limitation of the liability of National Instruments will apply regardless of the form of action whether in contract or tort including negligence Any ac...

Page 4: ...ed 1 2 Software Programming Choices 1 2 National Instruments Application Software 1 2 NI DAQ Driver Software 1 3 Register Level Programming 1 4 Optional Equipment 1 5 Custom Cabling 1 5 Unpacking 1 6...

Page 5: ...siderations 4 10 Differential Connections for Ground Referenced Signal Sources 4 11 Differential Connections for Nonreferenced or Floating Signal Sources 4 11 Common Mode Signal Rejection Consideratio...

Page 6: ...RCE Signal 4 32 GPCTR1_GATE Signal 4 32 GPCTR1_OUT Signal 4 33 GPCTR1_UP_DOWN Signal 4 34 FREQ_OUT Signal 4 35 Field Wiring Considerations 4 35 Chapter 5 Calibration Loading Calibration Constants 5 1...

Page 7: ...tions for Ground Referenced Signals 4 11 Figure 4 4 Differential Input Connections for Nonreferenced Signals 4 12 Figure 4 5 Analog Output Connections 4 13 Figure 4 6 Digital I O Connections 4 14 Figu...

Page 8: ...GPCTR1_GATE Signal Timing in Edge Detection Mode 4 33 Figure 4 31 GPCTR1_OUT Signal Timing 4 33 Figure 4 32 GPCTR Timing Summary 4 34 Figure B 1 68 Pin 611X E Series Connector Pin Assignments B 2 Tab...

Page 9: ...uction describes your 611X E board lists what you need to get started describes the optional software and optional equipment and explains how to unpack your 611X E board Chapter 2 Installation and Con...

Page 10: ...on Angle brackets containing numbers separated by an ellipsis represent a range of values associated with a bit or signal name for example DIO 3 0 611X E This refers to either the PCI 6110E or PCI 611...

Page 11: ...y of several types of documentation depending on the hardware and software in your system Use the documentation you have as follows Getting Started with SCXI If you are using SCXI this is the first ma...

Page 12: ...these manuals for maintenance information on the chassis and installation instructions Related Documentation The following documents contain information you may find helpful DAQ STC Technical Referen...

Page 13: ...a acquisition DAQ board for the PCI bus This feature is made possible by the National Instruments MITE bus interface chip that connects the board to the PCI I O bus The MITE implements the PCI Local B...

Page 14: ...Your computer Software Programming Choices You have several options to choose from when programming your National Instruments DAQ and SCXI hardware You can use National Instruments application softwa...

Page 15: ...ComponentWorks LabVIEW LabWindows CVI or VirtualBench software will greatly reduce the development time for your data acquisition and control application NI DAQ Driver Software The NI DAQ driver soft...

Page 16: ...ationship between the Programming Environment NI DAQ and Your Hardware Register Level Programming The final option for programming any National Instruments DAQ hardware is to write register level soft...

Page 17: ...ruments offers cables and accessories for you to prototype your application or to use if you frequently change board interconnections If you want to develop your own cable however the following guidel...

Page 18: ...atic discharge can damage several components on the board To avoid such damage in handling the board take the following precautions Ground yourself via a grounding strap or by holding a grounded objec...

Page 19: ...re using NI DAQ refer to your NI DAQ release notes Find the installation section for your operating system and follow the instructions given there Hardware Installation You can install the 611X E boar...

Page 20: ...or data acquisition and the PCI bus specification the 611X E board is completely software configurable You must perform two types of configuration on the 611X E board bus related and data acquisition...

Page 21: ...it ADC DAQ STC Analog Input Timing Control Analog Output Timing Control Digital I O Trigger Counter Timing I O RTSI Bus Interface DMA IRQ Bus Interface DAC FIFO Data 32 Address Data Control Data 32 An...

Page 22: ...tive input of the board programmable gain instrumentation amplifier PGIA and the other connects to the negative input of the PGIA For more information about DIFF input Timing PFI Trigger I O Connector...

Page 23: ...o measure the input signal Table 3 1 shows the overall input range and precision according to the gain used Table 3 1 Actual Range and Measurement Precision Range Configuration Gain Actual Input Range...

Page 24: ...applications involving averaging to increase the resolution of the 611X E board as in calibration or spectral analysis In such applications noise modulation is decreased and differential linearity is...

Page 25: ...The range is fixed at bipolar 10 V a Dither disabled no averaging b Dither disabled average of 50 acquisitions c Dither enabled no averaging d Dither enabled average of 50 acquisitions LSBs 100 200 3...

Page 26: ...611X E board The range for the post PGIA trigger selection is simply the full scale range of the selected channel and the resolution is that range divided by 256 Note The PFI0 TRIG1 pin is an analog...

Page 27: ...You can set lowValue and highValue independently in software In below low level analog triggering mode the trigger is generated when the signal value is less than lowValue as shown in Figure 3 6 High...

Page 28: ...highValue as shown in Figure 3 7 LowValue is unused Figure 3 7 Above High Level Analog Triggering Mode In inside region analog triggering mode the trigger is generated when the signal value is betwee...

Page 29: ...w Hysteresis Analog Triggering Mode The analog trigger circuit generates an internal digital trigger based on the analog input signal and the user defined trigger levels This digital trigger can be us...

Page 30: ...for either input or output At system startup and reset the digital I O ports are all high impedance The hardware up down control for general purpose counters 0 and 1 are connected onboard to DIO6 and...

Page 31: ...connections are designed to enable the 611X E board to both control and be controlled by other boards and circuits There are a total of 13 timing signals internal to the DAQ STC that can be controlle...

Page 32: ...I O connector for different applications You can also individually enable each of the PFI pins to output a specific internal timing signal For example if you need the UPDATE signal as an output on th...

Page 33: ...and can receive any of these timing signals This signal connection scheme is shown in Figure 3 12 Figure 3 12 RTSI Bus Signal Connection Refer to the Timing Connections section of Chapter 4 Signal Co...

Page 34: ...d cable I O Connector Figure 4 1 shows the pin assignments for the 68 pin I O connector on the 611X E board A signal description follows the connector pinouts Caution Connections that exceed any of th...

Page 35: ...ND1 ACH3 1 ACH2 1 ACH1GND ACH1 ACH0 DGND 1 NC on PCI 6111E PFI8 GPCTR0_SOURCE PFI7 STARTSCAN GPCTR1_OUT PFI4 GPCTR1_GATE PFI3 GPCTR1_SOURCE PFI2 CONVERT DGND DGND DGND EXTSTROBE SCANCLK DIO3 DIO7 DIO2...

Page 36: ...This pin supplies the voltage output of analog output channel 0 DAC1OUT AOGND Output Analog Channel 1 Output This pin supplies the voltage output of analog output channel 1 AOGND Analog Output Ground...

Page 37: ...not used in posttrigger applications PFI2 CONVERT DGND Input Output PFI2 Convert As an input this is one of the PFIs As an output this is the CONVERT signal A high to low edge on CONVERT indicates tha...

Page 38: ...scan PFI8 GPCTR0_SOURCE DGND Input Output PFI8 Counter 0 Source As an input this is one of the PFIs As an output this is the GPCTR0_SOURCE signal This signal reflects the actual source connected to t...

Page 39: ...OUT AO 50 Short circuit to ground 5 at 10 5 at 10 300 V s DAC1OUT AO 50 Short circuit to ground 5 at 10 5 at 10 300 V s AOGND AO DGND DO VCC DO 0 1 Short circuit to ground 1 A DIO 0 7 DIO Vcc 0 5 13 a...

Page 40: ...V cc 0 4 5 at 0 4 1 5 50 k pu GPCTR0_OUT DO 3 5 at Vcc 0 4 5 at 0 4 1 5 50 k pu FREQ_OUT DO 3 5 at V cc 0 4 5 at 0 4 1 5 50 k pu 1 Applies to gain 1 impedance refers to ACH 0 3 2 Applies to gain 1 im...

Page 41: ...ed in the Protection column of Table 4 2 With the different configurations you can use the PGIA in different ways Figure 4 2 shows a diagram of your 611X E board PGIA Figure 4 2 611X E Board PGIA The...

Page 42: ...common mode input range Ground Referenced Signal Sources A ground referenced signal source is connected in some way to the building system ground and is therefore already connected to a common ground...

Page 43: ...gative input of the PGIA Each differential signal uses two inputs one for the signal and one for its reference signal Differential signal connections reduce picked up noise and increase common mode no...

Page 44: ...IA rejects both the common mode noise in the signal and the ground potential difference between the signal source and the 611X E board ground shown as Vcm in Figure 4 3 Differential Connections for No...

Page 45: ...that are already referenced to some ground point with respect to the 611X E board In this case the PGIA can reject any voltage caused by ground potential differences between the signal source and the...

Page 46: ...signal for the analog output channels Figure 4 5 shows how to make analog output connections to the 611X E board Figure 4 5 Analog Output Connections Digital I O Signal Connections The digital I O sig...

Page 47: ...ree typical digital I O applications Figure 4 6 Digital I O Connections Figure 4 6 shows DIO 0 3 configured for digital input and DIO 4 7 configured for digital output Digital input applications inclu...

Page 48: ...computer National Instruments is NOT liable for any damages resulting from such signal connections All external control over the timing of the 611X E board is routed through the 10 programmable funct...

Page 49: ...nally control from the PFI pins The source for each of these signals is software selectable from any of the PFIs when you want external control This flexible routing scheme reduces the need to change...

Page 50: ...ge detect mode In level detection mode there are no minimum or maximum pulse width requirements imposed by the PFIs themselves but there may be limits imposed by the particular timing signal being con...

Page 51: ...This signal has a 450 ns pulse width and is software enabled Figure 4 10 shows the timing for the SCANCLK signal Figure 4 10 SCANCLK Signal Timing EXTSTROBE Signal EXTSTROBE is an output only signal...

Page 52: ...urce for TRIG1 and configure the polarity selection for either rising or falling edge The selected edge of the TRIG1 signal starts the data acquisition sequence for both posttriggered and pretriggered...

Page 53: ...eration TRIG2 Signal Any PFI pin can externally input the TRIG2 signal which is available as an output on the PFI1 TRIG2 pin Refer to Figure 4 9 for the relationship of TRIG2 to the DAQ sequence As an...

Page 54: ...acquires data both before and after receiving TRIG2 As an output the TRIG2 signal reflects the posttrigger in a pretriggered acquisition sequence This is true even if the acquisition is being externa...

Page 55: ...ered CONVERT As an output the STARTSCAN signal reflects the actual start pulse that initiates a scan This is true even if the starts are being externally triggered by another PFI You have two output o...

Page 56: ...ard internally generates the STARTSCAN signal unless you select some external source This counter is started by the TRIG1 signal and is stopped either by software or by the sample counter Scans genera...

Page 57: ...pulse that is connected to the ADC This is true even if the conversions are being externally generated by another PFI The output is an active low pulse with a pulse width of 50 to 100 ns This output i...

Page 58: ...ion mode You can configure the polarity selection for the PFI pin for either active high or active low In the level detection mode if AIGATE is active the STARTSCAN signal is masked off and no scans c...

Page 59: ...e WFTRIG signal which is available as an output on the PFI6 WFTRIG pin As an input the WFTRIG signal is configured in the edge detection mode You can select any PFI pin as the source for WFTRIG and co...

Page 60: ...lect any PFI pin as the source for UPDATE and configure the polarity selection for either rising or falling edge The selected edge of the UPDATE signal updates the outputs of the DACs In order to use...

Page 61: ...e UI counter is started by the WFTRIG signal and can be stopped by software or the internal Buffer Counter D A conversions generated by either an internal or external UPDATE signal do not occur when g...

Page 62: ...gnals are GPCTR0_SOURCE GPCTR0_GATE GPCTR0_OUT GPCTR0_UP_DOWN GPCTR1_SOURCE GPCTR1_GATE GPCTR1_OUT GPCTR1_UP_DOWN and FREQ_OUT GPCTR0_SOURCE Signal Any PFI pin can externally input the GPCTR0_SOURCE s...

Page 63: ...output on the PFI9 GPCTR0_GATE pin As an input the GPCTR0_GATE signal is configured in the edge detection mode You can select any PFI pin as the source for GPCTR0_GATE and configure the polarity selec...

Page 64: ...ectable for both options This output is set to tri state at startup Figure 4 28 shows the timing of the GPCTR0_OUT signal Figure 4 28 GPCTR0_OUT Signal Timing GPCTR0_UP_DOWN Signal This signal can be...

Page 65: ...p Figure 4 29 shows the timing requirements for the GPCTR1_SOURCE signal Figure 4 29 GPCTR1_SOURCE Signal Timing The maximum allowed frequency is 20 MHz with a minimum pulse width of 10 ns high or low...

Page 66: ...ure 4 30 GPCTR1_GATE Signal Timing in Edge Detection Mode GPCTR1_OUT Signal This signal is available only as an output on the GPCTR1_OUT pin The GPCTR1_OUT signal monitors the TC board general purpose...

Page 67: ...rising edge of the SOURCE signal This timing diagram assumes that the counters are programmed to count rising edges The same timing diagram but with the source signal inverted and referenced to the fa...

Page 68: ...le only as an output on the FREQ_OUT pin The frequency generator for the 611X E board outputs the FREQ_OUT pin The frequency generator is a 4 bit counter that can divide its input clock by the numbers...

Page 69: ...the 611X E board signal lines from high current or high voltage lines These lines can induce currents in or voltages on the 611X E board signal lines if they run in parallel paths at a close distance...

Page 70: ...reas the last level is the slowest most difficult and most accurate Loading Calibration Constants The 611X E board is factory calibrated before shipment at approximately 25 C to the levels indicated i...

Page 71: ...reference This error is addressed by external calibration which is discussed in the following section If you are interested primarily in relative measurements you can ignore a small amount of gain er...

Page 72: ...y calibrate your board be sure to use a very accurate external reference The reference should be several times more accurate than the board itself For example to calibrate a 16 bit board the external...

Page 73: ...ing rate 5 MS s Min sampling rate 1 kS s Analog input characteristics Input Range Gain Error1 Offset Error SFDR2 CMRR3 System Noise4 50 V 0 50 10 mV 70 dB 32 dB 0 5 20 V 0 50 10 mV 70 dB 35 dB 0 5 10...

Page 74: ...in within 11 V for ranges 10 V should remain within 42 V for ranges 10 V input Should remain within 11 V Overvoltage protection 42 V Inputs protected input all channels input all channels FIFO buffer...

Page 75: ...1 mV 0 44 mV 0 0005 2 4 mV 0 58 mV 2 0 057 0 058 0 059 1 3 mV 2 mV 0 18 mV 0 0005 0 98 mV 0 23 mV 1 0 057 0 058 0 059 0 7 mV 1 mV 0 088 mV 0 0005 0 49 mV 0 12 mV 0 5 0 057 0 058 0 059 0 4 mV 0 67 mV...

Page 76: ...istics Amplifier Characteristics Input impedance 1 M in parallel with 100 pF Input bias current 200 pA Input offset current 100 pA CMRR See table analog input characteristics Dynamic Characteristics I...

Page 77: ...mber of channels 2 voltage Resolution 16 bits 1 in 65 536 Max update rate 1 channel 4 MS s system dependent 2 channel 2 5 MS s system dependent FIFO buffer size 2 048 samples Data transfers DMA interr...

Page 78: ...1 mVrms DC to 5 MHz Spurious free dynamic range 75 dB DC to 10 kHz Stability Offset temperature coefficient 500 V C Gain temperature coefficient Internal reference 50 ppm C External reference 25 ppm C...

Page 79: ...lity TTL CMOS Base clocks available Counter timers 20 MHz 100 kHz Frequency scaler 10 MHz 100 kHz Base clock accuracy 0 01 Max source frequency 20 MHz Min source pulse duration 10 ns edge detect mode...

Page 80: ...G1 Level full scale internal 10 V external Slope Positive or negative software selectable Resolution 8 bits 1 in 256 Hysteresis Programmable Bandwidth 3 dB 5 MHz internal external External input PFI0...

Page 81: ...PCI 6110E 2 5 A PCI 6111E 2 0 A Power available at I O connector 4 65 to 5 25 VDC at 1 A Physical Dimensions not including connectors 31 2 by 10 6 cm 12 3 by 4 2 in I O connector 68 pin male SCSI II...

Page 82: ...r Descriptions This appendix describes the cable connectors on your 611X E board Figure B 1 shows the pin assignments for the 68 pin 611X E connector This connector is available when you use the SH686...

Page 83: ...CH3GND1 ACH3 1 ACH2 1 ACH1GND ACH1 ACH0 DGND 1 NC on PCI 6111E PFI8 GPCTR0_SOURCE PFI7 STARTSCAN GPCTR1_OUT PFI4 GPCTR1_GATE PFI3 GPCTR1_SOURCE PFI2 CONVERT DGND DGND DGND EXTSTROBE SCANCLK DIO3 DIO7...

Page 84: ...roups Analog input two 24 bit two 16 bit counters Analog output three 24 bit one 16 bit counters General purpose counter timer functions two 24 bit counters The groups can be configured independently...

Page 85: ...nal but my readings are random and drift rapidly What s wrong Check your ground reference connections Your signal may be referenced to a level that is considered floating with reference to the board g...

Page 86: ...FI5 as follows If you are using NI DAQ call Select_Signal deviceNumber ND_IN_CONVERT ND_PFI_5 ND_HIGH_TO_LOW If you are using LabVIEW invoke AI Clock Config VI with clock source code set to PFI pin hi...

Page 87: ...the answer is no the counter timer applications that you wrote previously will not work with the DAQ STC You must use the GPCTR functions ICTR and CTR functions will not work with the DAQ STC The GPCT...

Page 88: ...ny external signal source to it if you do you can damage the board the computer and the connected equipment What are the power on states of the PFI and DIO lines on the I O connector At system power o...

Page 89: ...r questions we offer fax and telephone support through our technical support centers which are staffed by applications engineers Electronic Services Bulletin Board Support National Instruments has BBS...

Page 90: ...ou purchased your software to obtain support Country Telephone Fax Australia 03 9879 5166 03 9879 6277 Austria 0662 45 79 90 0 0662 45 79 90 19 Belgium 02 757 00 20 02 757 03 11 Brazil 011 288 3336 01...

Page 91: ..._______________________ _______________________________________________________________________________ National Instruments hardware product model __________ Revision ______________________ Configura...

Page 92: ...version __________________________________________________________________ Other Products Computer make and model _________________________________________________________ Microprocessor _____________...

Page 93: ...__________________________ _______________________________________________________________________________ _______________________________________________________________________________ _____________...

Page 94: ...Numbers degrees greater than greater than or equal to less than less than or equal to per percent plus or minus positive of or plus Prefix Meaning Value p pico 10 12 n nano 10 9 micro 10 6 m milli 10...

Page 95: ...egrated circuit that converts an analog voltage to a digital number AI analog input AIGATE analog input gate signal AIGND analog input ground signal ANSI American National Standards Institute AO analo...

Page 96: ...ce from a common mode signal usually expressed in decibels dB CONVERT convert signal counter timer a circuit that counts external pulses or clock pulses timing CTR counter D D A digital to analog DAC...

Page 97: ...mory from to a device or memory on the bus while the processor does something else DMA is the fastest method of transferring data to from computer memory DNL differential nonlinearity a measure in lea...

Page 98: ...ssociated with getting the data from system memory to the DAQ device FREQ_OUT frequency output signal ft feet G GATE gate signal GPCTR general purpose counter signal GPCTR0_GATE general purpose counte...

Page 99: ...ion and control interfaces IOH current output high IOL current output low K kHz kilohertz L LED light emitting diode LSB least significant bit M m meter MB megabytes of memory MHz megahertz MIO multif...

Page 100: ...e all measurements are made with respect to a common NRSE measurement system reference but the voltage at this reference can vary with respect to the measurement system ground O OUT output pin a count...

Page 101: ...igital input and or output ppm parts per million pu pull up R RAM random access memory rms root mean square RSE referenced single ended mode all measurements are made with respect to a common referenc...

Page 102: ...on ground settling time the amount of time required for a voltage to reach its final value within specified limits signal conditioning the manipulation of signals to prepare them for digitizing SISOUR...

Page 103: ...width TTL transistor transistor logic U UI update interval UISOURCE update interval counter clock signal unipolar a signal range that is always positive for example 0 to 10 V UPDATE update signal V V...

Page 104: ...orporation G 11 PCI 6110E 6111E User Manual VOH volts output high VOL volts output low Vref reference voltage Vrms volts root mean square W WFTRIG waveform generation trigger signal PCI_E book Page 11...

Page 105: ...ces figure 4 11 nonreferenced or floating signal sources figure 4 12 signal summary table 4 6 AIGATE signal 4 25 amplifier characteristic specifications A 3 to A 4 analog input 3 2 to 3 5 dither 3 4 t...

Page 106: ...questions and answers common mode signal rejection 4 12 ComponentWorks software 1 3 configuration PCI 6110E 6111E 2 2 questions about C 2 connectors See I O connectors CONVERT signal input timing figu...

Page 107: ...tion xiii xiv organization of manual xi xii related documentation xiv dynamic characteristic specifications analog input A 4 analog output A 6 E EEPROM storage of calibration constants 5 1 electronic...

Page 108: ...ither 3 4 to 3 5 input mode 3 2 to 3 3 input polarity and range 3 3 to 3 4 selection considerations 3 4 analog output 3 5 analog trigger 3 6 to 3 9 block diagrams PCI 6110E 3 1 PCI 6111E 3 2 digital I...

Page 109: ...IG2 signal description table 4 4 signal summary table 4 6 PFI2 CONVERT signal description table 4 4 signal summary table 4 6 PFI3 GPCTR1_SOURCE signal description table 4 4 signal summary table 4 6 PF...

Page 110: ...summary table 4 6 timing connections 4 18 signal connections analog input 4 8 analog output 4 13 differential measurements 4 9 to 4 12 common mode signal rejection 4 12 connection considerations 4 10...

Page 111: ...rtualBench 1 3 specifications analog input A 1 to A 5 amplifier characteristics A 3 to A 4 dynamic characteristics A 4 input characteristics A 1 to A 2 stability A 4 to A 5 transfer characteristics A...

Page 112: ...function inputs 3 12 RTSI triggers 3 13 transfer characteristic specifications analog input A 2 to A 3 analog output A 5 TRIG1 signal input timing figure 4 20 output timing figure 4 20 timing connecti...

Page 113: ...generation timing connections 4 26 to 4 29 UISOURCE signal 4 28 to 4 29 UPDATE signal 4 27 to 4 28 WFTRIG signal 4 26 to 4 27 WFTRIG signal input signal timing figure 4 27 output signal timing figure...

Reviews: