©
National Instruments
5
8-Slot NI PXIe-1082 Backplane Installation Guide
The system timing slot has three dedicated differential pairs
(PXIe_DSTAR) connected from the TP2 connector to the XP3 connector
for each PXI Express peripheral or hybrid peripheral slot, as well as routed
back to the XP3 connector of the system timing slot, as shown in Figure 3.
You can use the PXIe_DSTAR pairs for high-speed triggering,
synchronization, and clocking. Refer to the
PXI Express Specification
for details.
The system timing slot also has a single-ended (PXI Star) trigger connected
to every slot. Refer to Figure 3 for details.
The system timing slot has a pin (PXI_CLK10_IN) through which a system
timing module can source a 10 MHz clock to which the backplane
phase-locks. Refer to the
The system timing slot has a pin (PXIe_SYNC_CTRL) through which a
system timing module can control the PXIe_SYNC100 timing. Refer to the
PXI Express Specification
and the
section for details.
Figure 3.
PXIe_DSTAR and PXI Star Connectivity Diagram
1
2
3
H
5
H
6
H
7
H
8
4
PXIe_DSTAR0
PXIe_DSTAR1P
X
Ie
_
D
S
T
A
R
1
PXIe_DSTAR2
PXIe_DSTAR1
PXIe_DSTAR8
PXIe_DSTAR9
PXIe_DSTAR10
PXIe_DSTAR11
PXI_STAR1
PXI_STAR0
PXI_STAR2
PXI_STAR3
PXI_STAR4
PXI_STAR5
PXI_STAR6
