M S-6441 Barebone
4-10
32Bit Data Transfer
The IDE interface in the integrated peripherals controller supports 32-
bit data transfers.Select [Enabled] only if your IDE hard drives can also
support 32-bit transfer mode.
SuperIO Configuration
Press <Enter> and the following sub-menu appears:
- Configure Win627DHG Super IO Chipset -
Serial Port 1 / 2 Address
These items specify the base I/O port addresses of the onboard Serial Port 1
(COM 1). Select [Auto] allows AMI BIOS to automatically determine the correct
base I/O port address.
Chassis Intrusion
The field enables or disables the feature of recording the chassis intrusion
status and issuing a warning message if the chassis is once opened. To clear
the warning message, set the field to [Reset]. The setting of the field will
automatically return to [Enabled] later.
Summary of Contents for Hetis 965 Series
Page 1: ...Hetis 965 Series MS 6441 V1 X Barebone G52 64411X2 ...
Page 6: ...vi WEEE Statement ...
Page 7: ...vii ...
Page 8: ...viii ...
Page 20: ...MS 6441 Barebone 2 2 MS 7334 V1 X Mainboard Mainboard Layout ...