Computer Operating Properly (COP)
I/O Signals
MC68HC908AB32
—
Rev. 1.0
Technical Data
MOTOROLA
Computer Operating Properly (COP)
355
A COP reset pulls the RST pin low for 32 CGMXCLK cycles and sets the
COP bit in the SIM reset status register (SRSR).
In monitor mode, the COP is disabled if the RST pin or the IRQ is held
at V
TST
During the break state, V
TST
on the RST pin disables the COP.
NOTE:
Place COP clearing instructions in the main program and not in an
interrupt subroutine. Such an interrupt subroutine could keep the COP
from generating a reset even while the main program is not working
properly.
20.4 I/O Signals
The following paragraphs describe the signals shown in
.
20.4.1 CGMXCLK
CGMXCLK is the crystal oscillator output signal. CGMXCLK frequency
is equal to the crystal frequency.
20.4.2 STOP Instruction
The STOP instruction clears the COP prescaler.
20.4.3 COPCTL Write
Writing any value to the COP control register (COPCTL)
) clears the COP counter and clears bits 12 through 5
of the prescaler. Reading the COP control register returns the low byte
of the reset vector.
20.4.4 Power-On Reset
The power-on reset (POR) circuit clears the COP prescaler 4096
CGMXCLK cycles after power-up.
Summary of Contents for MC68HC908AB32
Page 1: ...MC68HC908AB32 D REV 1 0 MC68HC908AB32 HCMOS Microcontroller Unit TECHNICAL DATA ...
Page 2: ......
Page 68: ...FLASH Memory Technical Data MC68HC908AB32 Rev 1 0 68 FLASH Memory MOTOROLA ...
Page 84: ...EEPROM Technical Data MC68HC908AB32 Rev 1 0 84 EEPROM MOTOROLA ...
Page 390: ...Ordering Information Technical Data MC68HC908AB32 Rev 1 0 390 Ordering Information MOTOROLA ...
Page 391: ......