2-8
DSP56F803EVM Hardware User’s Manual
When this connector is used with an external Host Target Interface, the parallel JTAG
interface should be disabled by placing a jumper in jumper block JG2. Reference
for this jumper’s selection options.
2.7.2 Parallel JTAG Interface Connector
The Parallel JTAG Interface Connector, P2, allows the DSP56F803 to communicate with
a Parallel Printer Port on a Windows PC; see
. By using this connector, the user
can download programs and work with the DSP56F803’s registers.
shows the
pin-out for this connector. When using the parallel JTAG interface, the jumper at JG2
should be removed; refer to
. A jumper, JG8, is provided to allow the on-board
Host Target Interface to be powered by the Target board instead of the Host system, as
shown in
Figure 2-5. Block Diagram of the Parallel JTAG Interface
11
+3.3V
12
NC
13
NC
14
TRST
Table 2-4. Parallel JTAG Interface Disable Jumper Selection
JG2
Comment
No jumper
On-board Parallel JTAG Interface Enabled
1–2
Disable on-board Parallel JTAG Interface
Table 2-3. JTAG Connector Description
J1
Pin #
Signal
Pin #
Signal
PARALLEL JTAG
INTERFACE LOGIC
DSP56F803
PORT_RESET
PORT_TCK
PORT_TMS
PORT_TRST
PORT_TDO
PORT_TDI
TDI
TDO
TRST
TMS
TCK
RESET
DB-25
Summary of Contents for DSP56F803
Page 2: ......
Page 8: ...vi DSP56F803EVM Hardware User s Manual ...
Page 12: ...x DSP56F803EVM Hardware User s Manual ...
Page 42: ...2 26 DSP56F803EVM Hardware User s Manual ...
Page 43: ... DSP56F803EVM Schematics A 1 Appendix A DSP56F803EVM Schematics ...
Page 58: ...A 16 DSP56F803EVM Hardware Reference Manual ...
Page 62: ...B 4 DSP56F805EVM Hardware User s Manual ...
Page 65: ......