Motorola 56F8323, User Manual

Page: 55 / 68

MOTOROLA 56F8323EVM Schematics A-11
Figure
A
-10
.
Par
a
lle
l J
TA
G
Host Tar
g
e
t Interfac
e a
nd JTAG
C
onne
ctor
A A
B B
C C
D D
E E
4
4
3
3
2
2
1
1
Parallel JTAG Interface
KEY
JTAG Connector
On-Board Host Target Interface Disable
PO
R
T
_
D
E
P
O
RT
_V
CC
DSPO
De
sig
n
PAR
ALLEL
J
T
AG
H
OST
T
A
R
G
ET
I
N
T
E
R
F
AC
E
AN
D
J
T
AG
C
ON
N
E
C
T
OR
M
C
5
6
F
8323EVM
.D
S
N
1.1
10
13
F
ri
day,
J
une
20,
2003
B
D
S
P Standard Products Division
2100
E
a
st
E
llio
t R
o
a
d
T
e
m
pe,
A
ri
zona
85284
Ti
tl
e
D
o
c
u
m
ent
Da
te
:
Siz
e
D
e
s
igne
r:
Sheet
o
f
Re
v.
N
um
ber
(480)
413-
5090
FAX: (
480)
413-
2510
P_
R
ESET
/J
_
T
R
S
T
/J
_
R
ESET
TD
O
P_
R
ESET
TM
S
TC
K
/J
_
T
R
S
T
PO
R
T
_
T
D
O
PO
R
T
_
T
M
S
/P
O
R
T_
TR
S
T
PO
R
T
_
T
C
K
PO
R
T
_
T
D
I
P
O
RT
_CO
NNE
CT
PO
R
T
_
R
ES
E
T
P
O
RT
_I
DE
NT
/J
_
R
ESET
/J
_
T
R
S
T
/D
E
P_
D
E
/J
_
T
R
S
T
PW
R
/D
E
TD
I
PW
R
TD
O
P_
D
E
PO
R
T
_
PU
P
O
RT
_CO
N
NE
CT
PO
R
T
_
PU
/J
_
R
ESET
TD
I
TD
O
TC
K
TM
S
/R
ESET
/T
R
S
T
/P
O
R
+3
.3
V
+3
.3
V
+3
.3
V
+3
.3
V
+5
.0
V
+3
.3
V
+V
s
e
l
+V
s
e
l
R47 5.1K
R46 5.1K
J3
1 3 5 7 9 11 13
2 4 6 8
10 12 14
R22 47K
R18
47K
JG
3
1
2
P1
1 3 2
15 14 16
4
17
5
18
6
19
7
20
8
21
9
22
10
23
11
24
12
25
13
R57 51
O
hm
Q1 2N2222A
U11A 74A
C00
1 2
3
U11C 74A
C00
9
10
8
U11B 74A
C00
4 5
6
U11D 74A
C00
12 13
11
R44
5.1K
R21
47K
R19
47K
R20
47K
1
R45
5.1K
1
R42
5.1K
R43
5.1K
R41
5.1K
U9
M
C
74HC244DW
18 16 14 12 9 7
5 3
19 1
2 4 6 8
11 13
15 17
20
10
1Y
1
1Y
2
1Y
3
1Y
4
2Y
1
2Y
2
2Y
3
2Y
4
2G 1G
1A
1
1A
2
1A
3
1A
4
2A
1
2A
2
2A
3
2A
4
VC
C
GN
D
U10
M
C
74LCX
244
D
W
18 16 14 12 9
7 5 3
19
1 2 4 6 8
11
13 15 17
20
10
1Y
1
1Y
2
1Y
3
1Y
4
2Y
1
2Y
2
2Y
3
2Y
4
2G 1G 1A
1
1A
2
1A
3
1A
4
2A
1
2A
2
2A
3
2A
4
VC
C
GN
D
R53
0
O
hm
R51
0
O
hm
R52
0
O
hm
R55
0
O
hm
R54
0
O
hm
R56 51
O
hm
JG
1
4
1
2
3
R81 1K R82 1K DNP
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
.
..