1
OVERVIEW
1.1 Features
1.1.5 Features of Universal model QCPU
1
- 20
1
O
verv
iew
2
Per
fo
rma
nce
S
p
ecifica
tio
n
3
S
equ
en
ce P
ro
g
ra
m
Co
nfig
ura
tio
n a
nd
E
xecut
io
n Co
nd
iti
o
ns
4
I/O N
unb
er
Assig
n
m
e
nt
5
Me
mor
ie
s a
nd
File
s
Ha
nd
led
by CP
U Mo
du
le
6
Func
tions
7
Co
mmu
nic
a
tion
us
in
g
bu
ilt
-i
n E
th
e
rne
t po
rt
s o
f
CP
U mod
u
le
8
Co
mm
un
icatio
n
w
ith
Int
e
lli
ge
nt
Fun
ction
Mo
du
le
1.1.5 Features of Universal model QCPU
The features specific to the Universal model QCPU are described below.
(1) Realization of higher speed processing
The Universal model QCPU speeds up the basic instruction processing time, floating
point arithmetic processing time, and access processing time to file registers faster
than other CPUs.
Standard device registers (Z)
*1
also realize higher speed processing between the
register operations (the transfer instruction).
* 1: An index register used between the register operations is called a standard device register.
(2) Large-capacity file register
File register whose capacity is 640k points maximum (4086k points maximum when a
memory card is used)
*2
can be set inside the CPU module.
* 2: For the Q26UDHCPU and Q26UDEHCPU only.
(3) Use of double-precision floating-point operation instructions
The double-precision floating-point operation instructions (64-bit instructions) are
newly added to the existing single-precision floating-point operation instructions.
(
This enables more accurate analog control and positioning control.
(4) Using file register area as data register and link register
The file register area can be used as a pseudo extended area of data register (D) and
link register (W). (
Programming, in addition to internal user devices, using extended data register (D) or
extended link register (W) whose capacity is 640k points maximum (4086k points
maximum when a memory card is used)
*4
is available.
* 3: Extended areas of data register (D) and link register (W) are called extended data register (D) and
extended link register (W), respectively.
* 4: For the Q26UDHCPU and Q26UDEHCPU only.
Figure 1.7 Extended data register (D) and extended link register (W)
W10000.0
MOV D30000 W10200
B80
SET W10100.0
W0.0
MOV D0 W200
SET W100.0
Internal user devices
Extended data register (D)
and extended link
register (W)
GX Developer