Page 19
Register Description
IF2008/PCIe / IF2008E
10.4
FIFO Volume
Base addr. + 02h (read access)
Bit
Function
0 to 14
FIFO data volume (0 to 32767)
15
permanently 0
Fig. 18: FIFO volume
The dataset is transferred automatically into the FIFO data
memory on receipt. By means of a report of the FIFO volume
the FIFO data amount can be calculated. The order and speed
regarding buffering the data received, is similar to the data
stream of the receiving register. In case that the FIFO is not
readout quickly enough, it offers the latest 32768 data sets.
10.5
FIFO Enable Register
Base addr. + 04h (read and write access)
Bit
Function
0
0 = FIFO for sensor channel 1 disabled
1 = FIFO for sensor channel 1 enabled
1
0 = FIFO for sensor channel 2 disabled
1 = FIFO for sensor channel 2 enabled
2
0 = FIFO for sensor channel 3 disabled
1 = FIFO for sensor channel 3 enabled
3
0 = FIFO for sensor channel 4 disabled
1 = FIFO for sensor channel 4 enabled
4
0 = FIFO for sensor channel 5 disabled
1 = FIFO for sensor channel 5 enabled
5
0 = FIFO for sensor channel 6 disabled
1 = FIFO for sensor channel 6 enabled
Bit
Function
6
0 = FIFO for encoder channel 1 disabled
1 = FIFO for encoder channel 1 enabled
7
0 = FIFO for encoder channel 2 disabled
1 = FIFO for encoder channel 2 enabled
8
0 = FIFO for state of external inputs IN 1..4 disabled
1 = FIFO for state of external inputs IN 1..4 enabled
9
0 = FIFO for state of RxD inputs (sensor 1..6) disabled
1 = FIFO for state of RxD inputs (sensor 1..6) enabled
10
0 = FIFO for ADC 1 disabled
1 = FIFO for ADC 1 enabled
11
0 = FIFO for ADC 2 disabled
1 = FIFO for ADC 2 enabled
12
0 = FIFO is disabled for sensor 1 and 2 if ext.
input IN 1 is active
1 = IN 1 does not affect FIFO
13
0 = FIFO is disabled for sensor 3 and 6 if ext.
input IN 2 is active
1 = IN 2 does not affect FIFO
14
0 = FIFO is disabled for encoder 1 and 2 if ext.
input IN 3 is active
1 = IN 3 does not affect FIFO
15
0 = FIFO is disabled for ADC 1/2; IN 1..4; RxD 1..6 if
ext. input IN 4 is active
1 = IN 4 does not affect FIFO
Fig. 19: FIFO enable register