background image

 

RV-8063-C7 

Application Manual 

 

October 2018 

1/58 

Rev. 1.1

 

 

 
 

Application 

Manual 

 

RV-8063-C7 

 
 

Ultra Small 

Real-Time Clock Module 

with SPI-Bus Interface 

 

 
 
 
 
 
 
 
 

 
 
 

 

 

Summary of Contents for RV-8063-C7

Page 1: ...RV 8063 C7 Application Manual October 2018 1 58 Rev 1 1 Application Manual RV 8063 C7 Ultra Small Real Time Clock Module with SPI Bus Interface...

Page 2: ...NCTIONAL DESCRIPTION 22 POWER ON RESET POR 22 4 1 SOFTWARE RESET 22 4 2 OSCILLATOR STOP FLAG 23 4 3 SETTING AND READING THE TIME 24 4 4 INTERRUPT OUTPUT 25 4 5 ALARM FUNCTION 26 4 6 ALARM INTERRUPT 26...

Page 3: ...63 C7 47 7 1 OPERATING RV 8063 C7 WITH BACKUP CAPACITOR 48 7 2 8 PACKAGE 49 DIMENSIONS AND SOLDER PAD LAYOUT 49 8 1 RECOMMENDED THERMAL RELIEF 49 8 1 1 MARKING AND PIN 1 INDEX 50 8 2 9 MATERIAL COMPOS...

Page 4: ...able disable function CLKOE 3 line SPI bus with a maximum data rate of 7 Mbit s Wide operating voltage range 0 9 V to 5 5 V Wide interface operating voltage 1 8 to 5 5 V Very low current consumption 1...

Page 5: ...d Tags Handsets Automotive M2M Navigation Tracking Systems Dashboard Tachometers Engine Controller Car Audio Entertainment Systems Metering E Meter Heating Counter Smart Meters PV Converter Outdoor AT...

Page 6: ...OL LOGIC INPUT OUTPUT CONTROL RESET CLKOUT SPI BUS INTERFACE SCL SDIO VSS VDD POWER CONTROL XTAL OSC DIVIDER FREQUENCY OFFSET COMPENSATION CLKOE Seconds Alarm Year Month Weekday Date Hours RAM Offset...

Page 7: ...rrupt Output open drain active LOW requires pull up resistor Used to output alarm minute half minute countdown timer and compensation Interrupt signals VDD 5 Power Supply Voltage CLKOUT 6 Clock Output...

Page 8: ...h 02h 03h 0Fh 10h 11h Address wrap around auto increment All registers see REGISTER OVERVIEW are designed as addressable 8 bit parallel registers although not all bits are implemented The first two re...

Page 9: ...Micro Crystal Ultra Small Real Time Clock Module with SPI Bus Interface RV 8063 C7 October 2018 9 58 Rev 1 1 DEVICE PROTECTION DIAGRAM 2 4 VDD VSS CE SDIO CLKOE CLKOUT SCL INT 2 1 3 4 5 6 7 8...

Page 10: ...condition is prevented REGISTER OVERVIEW 3 1 After reset all registers are set according to Table in section REGISTER RESET VALUES SUMMARY Address Function Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 B...

Page 11: ...this bit always returns a 0 when read For a software reset 01011000 58h must be sent to register Control1 5 STOP STOP bit see STOP BIT FUNCTION 0 RTC clock runs 1 RTC clock is stopped the upper part o...

Page 12: ...e Write Alarm Flag remains unchanged 5 MI Minute Interrupt Enable see MINUTE AND HALF MINUTE INTERRUPT FUNCTION and TIMER FLAG TF 0 Disabled 1 Enabled 4 HMI Half Minute Interrupt Enable see MINUTE AND...

Page 13: ...on a nominal 32 768 kHz clock The offset value is coded in two s complement giving a range of 63 LSB to 64 LSB see FREQUENCY OFFSET COMPENSATION OFFSET OFFSET compensation value in decimal Compensati...

Page 14: ...t 2 Bit 1 Bit 0 05h Minutes X 40 20 10 8 4 2 1 Reset 0 0 0 0 0 0 0 0 Bit Symbol Value Description 7 X 0 Unused 6 0 Minutes 00 to 59 Holds the count of minutes coded in BCD format 06h Hours This regist...

Page 15: ...d 5 0 Date 01 to 31 Holds the current date of the month coded in BCD format Default value 01 08h Weekday This register holds the current day of the week Each value represents one weekday that is assig...

Page 16: ...nth Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 January Default value 0 0 0 0 0 0 0 1 February 0 0 0 1 0 March 0 0 0 1 1 April 0 0 1 0 0 May 0 0 1 0 1 June 0 0 1 1 0 July 0 0 1 1 1 August 0 1 0 0...

Page 17: ...AE_S Seconds Alarm Enable bit see ALARM FUNCTION 0 Enabled 1 Disabled Default value 6 0 Seconds Alarm 00 to 59 Holds the alarm value for seconds coded in BCD format 0Ch Minutes Alarm This register hol...

Page 18: ...5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0Dh Hours Alarm 24 hour mode default value AE_H X 20 10 8 4 2 1 Hours Alarm 12 hour mode AMPM 10 8 4 2 1 Reset 1 0 0 0 0 0 0 0 Hours Alarm 24 hour mode 12_24 0 default...

Page 19: ...bit see ALARM FUNCTION 0 Enabled 1 Disabled Default value 6 X 0 Unused 5 0 Date Alarm 01 to 31 Holds the alarm value for the date coded in BCD format 0Fh Weekday Alarm This register holds the Weekday...

Page 20: ...Bit 2 Bit 1 Bit 0 11h Timer Mode X X X TD TE TIE TI_TP Reset 0 0 0 1 1 0 0 0 Bit Symbol Value Description 7 5 X 0 Unused 4 3 TD Timer Clock Frequency see COUNTDOWN TIMER FUNCTION 1 00 4 096 kHz 01 64...

Page 21: ...0 0 0 07h Date 0 0 0 0 0 0 0 1 08h Weekday 0 0 0 0 0 1 1 0 09h Month 0 0 0 0 0 0 0 1 0Ah Year 0 0 0 0 0 0 0 0 0Bh Seconds Alarm 1 0 0 0 0 0 0 0 0Ch Minutes Alarm 1 0 0 0 0 0 0 0 0Dh Hours Alarm 24h 12...

Page 22: ...not corrupted If a valid POR cannot be performed the reset must be initiated with the software reset command after power up i e when power is stable See following section SOFTWARE RESET SOFTWARE RESET...

Page 23: ...0 ms to maximal 2 s depending on temperature and supply voltage The flag remains set until cleared by command see following Figure If the flag cannot be cleared then the oscillator is not running This...

Page 24: ...terminated within 1 second t 1 s the time circuit is de frozen immediately and any pending request to increment the time counters that occurred during the read write access is correctly applied Maxima...

Page 25: ...N INTERRUPT FUNCTION Interrupt scheme SECONDS COUNTER MINUTES COUNTER HMI MI ALARM FLAG AF SET CLEAR SET CLEAR from interface clear TF PULSE GENERATOR 1 TRIGGER CLEAR PULSE GENERATOR 3 TRIGGER set ala...

Page 26: ...t match the Alarm Flag AF in CONTROL REGISTERS 01h Control2 is set logic 1 Alarm function block diagram SECOND ALARM SECOND TIME MINUTE ALARM MINUTE TIME HOUR ALARM HOUR TIME DATE ALARM DATE TIME WEEK...

Page 27: ...e next coming interrupt no INT is generated When Interrupt is in Timer Pulse Mode TI_TP 1 the Countdown Timer runs in a repetitive loop and keeps generating periodic interrupts an INT pulse is generat...

Page 28: ...at 25 C The timer counts down from the software loaded 8 bit binary Timer Value in register 10h Timer Values from 1 to 255 are valid Loading the counter with 0 stops the timer When the counter decrem...

Page 29: ...0 stops the timer At the end of every countdown the timer sets the countdown Timer Flag bit TF in register Control2 Bit TF can only be cleared by command The asserted bit TF can be used to generate an...

Page 30: ...from one another However a Minute Interrupt enabled on top of a Half Minute Interrupt is not distinguishable INT example for MI seconds counter minutes counter INT when MI enabled TF when MI enabled...

Page 31: ...n a nominal 32 768 kHz clock The offset value is coded in two s complement giving a range of 63 LSB to 64 LSB OFFSET OFFSET compensation value in decimal Compensation pulses in steps CLKOUT offset val...

Page 32: ...m fCLKOUT 32768 32768 1 000 000 Compute the CLKOUT offset value in compensation pulses MODE 0 Normal Mode Pulses Offset ppm 4 34 ppm MODE 1 Fast Mode Pulses Offset ppm 4 069 ppm Compute the OFFSET com...

Page 33: ...ppm Reachable accuracy zone With the offset compensation the accuracy of 2 17 ppm 0 5 offset per LSB can be reached see CONTROL REGISTERS 02h Offset Register 1 ppm corresponds to a time deviation of...

Page 34: ...een compensated Compensation pulses when MODE 0 Compensation pulses in steps Update every nth hour Minute Compensation pulses on INT per minute 1 1 or 1 2 00 1 2 or 2 2 00 and 01 1 3 or 3 2 00 01 and...

Page 35: ...sation pulses on INT per second 1 1 or 1 4 00 1 2 or 2 4 00 and 01 1 3 or 3 4 00 01 and 02 1 59 or 59 4 00 to 58 1 60 or 60 4 00 to 59 1 61 or 61 4 00 to 58 1 4 59 2 62 or 62 4 00 to 58 1 4 59 3 63 or...

Page 36: ...the CLKOUT is LOW The duty cycle of the selected clock is not controlled However due to the nature of the clock generation all are 50 50 except the 32 768 kHz frequency The STOP bit function can also...

Page 37: ...100 12 45 12 Prescaler counting normally STOP bit is activated by user F0F1 are not reset and values cannot be predicted externally 1 XX 0 0000 0000 0000 12 45 12 Prescaler is reset time circuits are...

Page 38: ...ev 1 1 STOP bit release timing 8192 Hz stop released 0 s to 122 s The first increment of the time circuits is between 0 507813 s and 0 507935 s after STOP bit is released The uncertainty is caused by...

Page 39: ...t driving SCL edges SDIO SCL The transmission is controlled by the active HIGH chip enable signal CE The first byte transmitted is the command byte Subsequent bytes are either data to be written or da...

Page 40: ...6 0 b5 1 b4 0 b3 0 b2 1 b1 0 b0 0 Seconds data 45BCD b7 0 b6 1 b5 0 b4 0 b3 0 b2 1 b1 0 b0 1 SCL SDIO CE R W address counter 04h xxh 05h 06h Minutes data 10BCD b7 0 b6 0 b5 0 b4 1 b3 0 b2 0 b1 0 b0 0...

Page 41: ...Input voltage 0 5 6 5 V VO Output voltage 0 5 6 5 V II Input current At any input 10 10 mA IO Output current At any output 10 10 mA PTOT Total power dissipation 300 mW VESD Electrostatic discharge Vol...

Page 42: ...output voltage On pins SDIO CLKOUT 0 8 VDD VDD V VOL LOW level output voltage On pins SDIO INT CLKOUT VSS 0 2 VDD V IOH HIGH level output current Output source current On pin SDIO VOH 2 6 V VDD 3 0 V...

Page 43: ...ve Typical IDD with respect to fSCL 800 600 400 200 0 IDD A 0 1000 2000 3000 4000 5000 6000 fSCL kHz 1 2 TA 25 C CLKOUT disabled 1 VDD 5 5 V 2 VDD 3 0 V Timekeeping mode Typical IDD as a function of t...

Page 44: ...58 Rev 1 1 Timekeeping mode Typical IDD with respect to VDD 0 1 2 3 4 5 6 VDD V 300 200 150 100 IDD nA 50 0 250 TA 25 C timer clock frequency 1 60 Hz CLKOUT disabled Oscillator frequency variation wit...

Page 45: ...20 ppm f V Frequency vs voltage characteristics 1 ppm V f fTOPR Frequency vs temperature characteristics TOPR 40 C to 85 C VDD 3 0 V 0 035ppm C 2 TOPR T0 2 10 ppm T0 Turnover temperature 20 30 C f f...

Page 46: ...R CONDITIONS VDD 1 8 V to 3 0 V VDD 3 0 V to 5 5 V UNIT MIN MAX MIN MAX fSCL SCL clock frequency 5 7 MHz tSCL SCL time 200 140 ns tclk H Clock HIGH time 80 80 ns tclk L Clock LOW time 110 60 ns tr Ris...

Page 47: ...citor is recommended close to the device 2 The INT output is an open drain and requires a pull up resistor to VDD 3 CLKOUT offers selectable frequencies from 32 768 kHz to 1 Hz for application use If...

Page 48: ...charging voltage 5 When using a supercapacitor a resistor is used to limit the inrush current into the supercapacitor at power on E g to comply with the maximum forward current of the schottky diode...

Page 49: ...view Recommended solder pad layout 0 4 3 2 0 4 0 8 2 0 1 5 0 9 0 8 0 9 0 5 0 15 3 2 0 9 0 9 0 5 1 5 3 7 4 2 6 8 0 8 max Metal lid is connected to VSS pin 2 Tolerances unless otherwise specified 0 1mm...

Page 50: ...ll Real Time Clock Module with SPI Bus Interface RV 8063 C7 October 2018 50 58 Rev 1 1 MARKING AND PIN 1 INDEX 8 2 Laser marking RV 8063 C7 Package top view 1 4 5 8 M835A1 8063 Product Date Code Pin 1...

Page 51: ...100 Al2O3 1344 28 1 4 Metal Lid Kovar Lid 2 67 95 Fe53Ni29Co18 Fe Ni Co 7439 89 6 7440 02 0 7440 48 4 Metal Lid Kovar Ni plating 4 95 Ni Ni 7440 02 0 Nickel plating Au plating 0 05 Au Au 7440 57 5 Gol...

Page 52: ...d nd nd nd nd nd nd 4 Metal Lid Kovar Lid Plating nd nd nd nd nd nd nd nd nd nd nd nd nd nd 5 Seal Solder Preform nd nd nd nd nd nd nd nd nd nd nd nd nd nd 6 Terminations Int ext terminals nd nd nd nd...

Page 53: ...0 74 Al2O3 1344 28 1 Gold 2 4 5 6 8 Electrodes Metal Lid Seal Terminations CMOS IC 0 53 4 63 Au Au 7440 57 5 Tin 5 Seal 0 11 0 95 Sn Sn 7440 31 5 Nickel 4 6 Metal Lid Terminations 0 19 1 67 Ni Ni 7440...

Page 54: ...GS 9 4 Package Description SON 8 Small Outline Non leaded SON ceramic package with metal lid Parameter Directive Conditions Value Product weight total 11 4 mg Storage temperature Store as bare product...

Page 55: ...TL to TP Tsmax Ramp down Temperature Profile Symbol Condition Unit Average ramp up rate Tsmax to TP 3 C second max C s Ramp down Rate Tcool 6 C second max C s Time 25 C to Peak Temperature Tto peak 8...

Page 56: ...ations on the PCB that have a fundamental or harmonic frequency close to 32 768 kHz This might cause breakage of crystal blanks due to resonance Router speed should be adjusted to avoid resonant vibra...

Page 57: ...12 mm Tape Leader and Trailer Minimum length 300 mm 2 0 05 4 0 1 3 43 0 05 4 0 1 1 0 0 0 5 1 5 0 1 12 5 5 0 05 1 75 0 1 0 254 0 015 1 73 0 05 0 83 0 05 0 061 Cover Tape 0 315 0 05 0 3 0 1 All dimensio...

Page 58: ...2 Added Recommended Thermal Relief 8 1 1 Added Material Composition Declaration Environmental Information 9 Updated Packing Shipping Information 12 Added Compliance Information 13 Information furnishe...

Reviews: