background image

INTERFACE COMMANDS

7 – 11

-W OR D

CONT ENT  DESC RIPTION

50

Reserved

51 -  52

Obso lete

53

15 -3  = reserved

2, 1 = the fi elds  sup por ted i n wo rd s  88 are vali d,  0  =  the  fie ld s supp orte d  in words 88  a re not vali d

1, 1 = th e fi elds r epo rts in wor d s 64- 70 are vali d, 0 = the  fields repo rts  i n word s 6 4-70 a re  not vali d

0, 1 = th e fi elds r epo rts in wor d s 54- 58 are vali d, 0 = the  fields repo rts  i n word s 5 4-58 a re  not vali d

54

Numb er of cu rre nt logi cal cyli nders

55

Numbe r of curr ent logi ca l hea ds

56

Numb er of l ogi ca l sectors pe r track

57 - 58

C urr e nt capaci ty in  sector s

59

15- 9 = re served

8, 1  = multi ple  sector se tti ng  i s vali d
7- 0  xxh = current se tting  fo r numbe r o f se cto rs  that c anb e tra nsferr ed per  inte r rupt o n Re ad/Wr ite Multip le
co mmand

60 -  61

Tota l nu mber  o f  user ad dre ssa ble  se ctor s (L BA mo de  only)

62

ob solete

63

15 -11 = reserved
10 , 1  = Multi -word D MA mode 2 i s selec ted, 0  = Multi -word  D MA mode 2 is  not selected

9,  1  =  Multi -wo rd  D MA mode  1  i s  selec ted, 0  = Multi -word  D MA mode  1  is  not  selected
8,  1 = Multi -wo rd  D MA  mode 0 i s selec ted, 0  = Multi -word  D MA  mode 0 is  not selected
7- 3, = re served
2,   1 = Multi -wo rd  D MA   mode 2 and be low  ar e sup por ted

1,   1 = Multi -wo rd  D MA   mode 1 and be low  ar e sup por ted

0,  1 = Multi -wo rd  D MA   mode 0 i s sup por ted
7-0  =  Multi =wor d  DMA  tra nsfer   mod es   suppor ted

64

15 -8 = r e serve d, 7- 0 = advance d PIO tr ansfer  modes  supp or ted

65

Mi ni mum  multi -word  D MA tra nsfer cycle  ti me per  word  (15-0 = cycle time  i n nano seconds )

66

Manufacture r's  recomme ded multi- wor d  DMA  tr ansfer  cycle ti me  (15-0 = cycle time  in nanose conds )

67

Mi ni mum  PIO  tr ansfer cycle time  without flo w contr ol  (15 -0 = cycle  ti me i n na no seconds )

68

Mi ni mum PIO transfe r cycle time wi th IORDY flow co ntr ol (15-0  = cycle ti me  in nanose conds )

69 -74

reserved

75

Que ue depth, 15 -3  = reserved, 4- 0, maxi mum queue de pth - 1

76- 79

reserved

80

Maj or  ver sion numbe r

15, r eserve d, 14- 6  =  reserved for  ATA/ATAPI-14 to ATA/ATAPI-6 r e specti vely

5, 1 =  supp or ts ATA/ATAPI-5

4, 1 =  supp or ts ATA/ATAPI-4

3, 1 = supports ATA-3
2, 1 = supports ATA-2

1, ob so lete

0, reserved

81

Min or  ver sion numbe r

82

C o mmand  se t  sup po rted. If wo rd s 8 2 and 8 3 = 0000h or  FFF Fh c omma nd  se t noti fic ati o n no t sup ported.

15 , ob solete
14, 1 = suppor ts the NOP co mmand
13 , 1  = suppor ts the Re ad  Buffer comma nd
12 , 1 = sup po rts the Wr ite  Buffer comma nd
11 , ob solete
10 , 1 = suppo rts Ho st-Pr otected  Are a  fe ature set

9, 1 = suppor ts the Device  Res et co mma nd
8, 1 = supports Ser vi ce  Interupt
7, 1 = s upp orts Release Interup t
6, 1 = sup por ts L ook  Ahead
5, 1 = s upp orts  Wri te  Cache

4, sh al l be cleare d to zero

3,  1 = s upp orts  the  Powe r M anage ment  fea ture  co mma nd
2, 1 = s upp orts the Remo vab le Me di a  fe ature  command

1,  1 = s upp orts  the  Secur i ty Mo de   fe ature  co mmand

0, 1 = sup por ts  the SMART fe ature set

Summary of Contents for 2B010H1

Page 1: ...ments in the product s described in this publication at any time and without notice Copyright 2001 Maxtor Corporation All rights reserved Maxtor MaxFax and No Quibble Service are registered trademarks of Maxtor Corporation Other brands or products are trademarks or registered trademarks of their respective holders Corporate Headquarters 500 McCarthy Blvd Milpitas California 95035 Tel 408 432 1700 ...

Page 2: ...static discharge ESD precautions includingpersonnelandequipmentgrounding Stand alonedrivesare sensitive to ESD damage 2 2 2 2 2 BEFORE removing drives from their packing material allow them to reach room temperature 3 3 3 3 3 During handling NEVER drop jar or bump a drive 4 4 4 4 4 Once a drive is removed from the Maxtor shipping container IMMEDIATELY secure the drive through its mounting holes wi...

Page 3: ... 2 2 Read Write Multiple Mode 2 2 Ultra ATA Mode 5 2 2 Multi word DMA EISA Type B Mode 2 2 2 Sector Address Translation 2 2 Logical Block Addressing 2 3 Defect Management Zone 2 3 On the Fly Hardware Error Correction Code ECC 2 3 Software ECC Correction 2 3 Automatic Head Park and Lock Operation 2 3 Cache Management 2 4 Buffer Segmentation 2 4 Read Ahead Mode 2 4 Automatic Write Reallocation AWR 2...

Page 4: ... EMC EMI 3 5 EMC Compliance 3 5 Canadian Emissions Statement 3 5 Safety Regulatory Compliance 3 5 Section 4 Section 4 Section 4 Section 4 Section 4 Handling and Installation Handling and Installation Handling and Installation Handling and Installation Handling and Installation Hard Drive Handling Precautions 4 1 Electro Static Discharge ESD 4 1 Unpacking and Inspection 4 2 Repacking 4 3 Physical I...

Page 5: ... 6 2 Sector Number Register 6 2 Cylinder Number Registers 6 2 Device Head Register 6 2 Status Register 6 2 Command Register 6 3 Read Commands 6 3 Write Commands 6 3 Mode Set Check Commands 6 3 Power Mode Commands 6 3 Initialization Commands 6 3 Seek Format and Diagnostic Commands 6 3 S M A R T Commands 6 3 Summary 6 4 Control Diagnostic Registers 6 5 Alternate Status Register 6 5 Device Control Re...

Page 6: ...le Immediate 7 8 Standby 7 8 Idle 7 8 Check Power Mode 7 8 Set Sleep Mode 7 8 Default Power on Condition 7 9 Initialization Commands 7 10 Identify Drive 7 10 Initialize Drive Parameters 7 13 Seek Format and Diagnostic Commands 7 14 S M A R T Command Set 7 15 Section 8 Section 8 Section 8 Section 8 Section 8 Service and Support Service and Support Service and Support Service and Support Service and...

Page 7: ...ta Transfer to from Device 5 3 5 3 Multi word DMA Data Transfer 5 4 5 4 Initiating an Ultra DMA Data In Burst 5 5 5 5 Sustained Ultra DMA Data In Burst 5 6 5 6 Host Pausing an Ultra DMA Data In Burst 5 6 5 7 Device Terminating an Ultra DMA Data In Burst 5 7 5 8 Host Terminating an Ultra DMA Data In Burst 5 7 5 9 Initiating an Ultra DMA Data Out Burst 5 8 5 10 Sustained Ultra DMA Data Out Burst 5 8...

Page 8: ... puts you in touch with either technical support or customer service We ll provide you the information you need quickly accurately and in the form you prefer a fax a downloaded file or a conversation with a representative ManualOrganization ManualOrganization ManualOrganization ManualOrganization ManualOrganization This hard disk drive reference manual is organized in the following method Section ...

Page 9: ...ions Signal Conventions Signal Conventions Signal Conventions Signal Conventions Signal names are shown in all uppercase type All signals are either high active or low active signals A dash character at the end of a signal name indicates that the signal is low active A low active signal is true when it is below ViL and is false when it is above ViH A signal without a dash at the end indicates that...

Page 10: ...desktop storage and consumer electronics applications Key Features Key Features Key Features Key Features Key Features ANSI ATA 5 6 compliant PIO Mode 5 interface Enhanced IDE Supports Ultra DMA Mode 5 for up to 100 MBytes sec data transfers 2 MB buffer with multi adaptive cache manager 5400 RPM spin speed 12 ms seek time Zone density and I D less recording Outstanding shock resistance at 300 Gs C...

Page 11: ...Mode 2 Multi word DMA EISA Type B Mode 2 Supports multi word Direct Memory Access DMA EISA Type B mode transfers Sector Address Translation Sector Address Translation Sector Address Translation Sector Address Translation Sector Address Translation All Maxtor hard drives feature a universal translate mode In an AT EISA class system the drive may be configured to any specified combination of cylinde...

Page 12: ...gmentation Buffer Segmentation Buffer Segmentation Buffer Segmentation The data buffer is organized into two segments the data buffer and the micro controller scratch pad The data buffer is dynamically allocated for read and write data depending on the commands received A variable number of read and write buffers may exist at the same time Read Ahead Mode Read Ahead Mode Read Ahead Mode Read Ahead...

Page 13: ...the read write heads provides up to eight head selection depending on the model read pre amplification and write drive circuitry Read Write Heads and Media Read Write Heads and Media Read Write Heads and Media Read Write Heads and Media Read Write Heads and Media Low mass low force giant magneto resistive read write heads record data on 3 5 inch diameter disks Maxtor uses a sputtered thin film med...

Page 14: ...e accessed via a common interface cable using the same range of I O addresses The drives are jumpered as device 0 or 1 Master Slave and are selected by the drive select bit in the Device Head register of the task file All Task File registers are written in parallel to both drives The interface processor on each drive decides whether a command written to it should be executed this depends on the ty...

Page 15: ...Dens ity Gbits in2 m ax ID OD 31 4 26 6 Track Dens ity ktpi 54 Recording Dens ity kbpi ID OD 575 471 Bytes per Sector Block 512 Sectors per Track ID OD 608 968 Sectors per Drive 40 020 624 30 214 800 20 012 832 MODELS 2B020H1 2B015H1 2B010H1 Seek Times typi cal read m s Track to Track 1 Average normal seek 12 Full Stroke normal seek 19 Average Latency m s 5 51 Controller Overhead m s 0 3 Rotation ...

Page 16: ...FICATIONS 3 2 PhysicalDimensions PhysicalDimensions PhysicalDimensions PhysicalDimensions PhysicalDimensions PARAMETER VALUE Height typical mm 17 0 Width typical mm 101 6 Length typical mm 146 1 Weight m ax kg 0 453 ...

Page 17: ...leep Sleep Sleep This is the lowest power state with the interface set to inactive A software or hardware reset is required to return the drive to the Standby state EPA Energy Star Compliance EPA Energy Star Compliance EPA Energy Star Compliance EPA Energy Star Compliance EPA Energy Star Compliance Maxtor Corporation supports the goals of the U S Environmental Protection Agency s Energy Star progr...

Page 18: ...ndicates the average minimum cycles for reliable load unload function Data Reliability Data Reliability Data Reliability Data Reliability Data Reliability 1 per 10E14 bits read Data errors non recoverable Average data error rate allowed with all error recovery features activated Component Design Life Component Design Life Component Design Life Component Design Life Component Design Life 5 years mi...

Page 19: ...lled in a typical personal computer Maxtor recommends that testing and analysis for EMC compliance be performed with the disk mechanism installed within the user s end use application Canadian Emissions Statement Canadian Emissions Statement Canadian Emissions Statement Canadian Emissions Statement Canadian Emissions Statement This digital apparatus does not exceed the Class B limits for radio noi...

Page 20: ... drive baseplate Electro Static Discharge ESD Electro Static Discharge ESD Electro Static Discharge ESD Electro Static Discharge ESD Electro Static Discharge ESD To avoid some of the problems associated with ESD Maxtor advises that anyone handling a disk drive use a wrist strap with an attached wire connected to an earth ground Failure to observe these precautions voids the product warranty Manufa...

Page 21: ... reuse Inspect the shipping container for evidence of damage in transit Notify the carrier immediately in case of damage to the shipping container As they are removed inspect drives for evidence of shipping damage or loose hardware If a drive is damaged and no container damage is evident notify Maxtor immediately for drive disposition Figure4 1 Multi packShippingContainer ...

Page 22: ...mmended Mounting Configuration Recommended Mounting Configuration Recommended Mounting Configuration Recommended Mounting Configuration Recommended Mounting Configuration The Maxtor hard drive design allows greater shock tolerance than that afforded by larger heavier drives The drive may be mounted in any attitude using four size 6 32 screws with 1 8 inch maximum penetration and a maximum torque o...

Page 23: ... larger than 8 4 GB Pentium class processor Operating System Requirements Operating System Requirements Operating System Requirements Operating System Requirements Operating System Requirements Drives less than or equal to 8 4 GB DOS 5 0 or higher Drives larger than 8 4 GB Installing as boot drive Primary Master requires full installation set of Windows 95 98 not an update from DOS or Windows 3 x ...

Page 24: ...will only fit one way Check all other cable connections before you power up Striped colored edge is pin 1 AfterattachingtheATAinterfacecableandthe powercabletotheMaxtorharddrive verifythat allothercablesconnectedtootherdevices the motherboardorinterfacecard s arecorrectly seated Striped colorededgeispin Start up Start up Start up Start up Start up Turn your system ON During the system start up seq...

Page 25: ... accommodate a cable connection maximum cable length 18 inches Figure5 1 DataConnector PinDescriptionSummary PinDescriptionSummary PinDescriptionSummary PinDescriptionSummary PinDescriptionSummary PIN SIGNAL PIN SIGNAL 01 Reset 02 Ground 03 DD7 04 DD8 05 DD6 06 DD9 07 DD5 08 DD10 09 DD4 10 DD11 11 DD3 12 DD12 13 DD2 14 DD13 15 DD1 16 DD14 17 DD0 18 DD15 19 Ground 20 keypin 21 DMARQ 22 Ground 23 DI...

Page 26: ...e to insert wait states into host I O cycles DMA ready during UltraDMA data out bursts Data strobe during UltraDMA data in bursts CSEL 28 Cable Select Used for Master Slave selection via cable Requires special cabling on host system and installation of Cable Select jumper DMACK 29 I DMA Acknowledge This signal is used with DMARQ for DMA transfers By asserting this signal the host is acknowledging ...

Page 27: ...ns 30 ns 20 ns t4 DIOW data hold min 30 ns 20 ns 15 ns 10 ns 10 ns t5 DIOR data setup min 50 ns 35 ns 20 ns 20 ns 20 ns t6 DIOW data hold min 5 ns 5 ns 5 ns 5 ns 5 ns t6Z DIOR data tristate max 30 ns 30 ns 30 ns 30 ns 30 ns t9 DIOR DIOW to address valid hold min 20 ns 15 ns 10 ns 10 ns 10 ns tRd Read Data Valid to IORDY active min 0 0 0 0 0 tA IORDY Setup Time 35 ns 35 ns 35 ns 35 ns 35 ns tB IORD...

Page 28: ...old min 5 ns 5 ns 5 ns tG DIOR DIOW data setup min 100 ns 30 ns 20 ns tH DIOW data hold min 20 ns 15 ns 10 ns tI DMACK to DIOR DIOW setup min 0 0 0 tJ DIOR DIOW to DMACK hold min 20 ns 5 ns 5 ns tKr DIOR negated pulse width min 50 ns 50 ns 25 ns tKw DIOW negated pulse width min 215 ns 50 ns 25 ns tLr DIOR to DMARQ delay max 120 ns 40 ns 35 ns tLw DIOW to DMARQ delay max 40 ns 40 ns 35 ns tZ DMACK ...

Page 29: ...tUI Unlimited interlock time 0 0 0 0 0 0 tAZ Maximum time allowed for outputs to release 10 10 10 10 10 10 tZAH Minimum delay time required for output drivers turning on from released state 20 20 20 20 20 20 tZAD 0 0 0 0 0 0 tENV Envelope time all control signal transitions are within the DMACK envelope by this much time 20 70 20 70 20 70 20 55 20 55 20 50 tSR STROBE to DMARDY response time to ens...

Page 30: ... tDVH DSTROBE at device DD 15 0 at device DSTROBE at host DD 15 0 at host tDVH tCYC tCYC tDVS tDVS tDH tDS tDH tDS t2CYC tDH tDVH t2CYC DMARQ device DMACK host STOP host HDMARDY host DSTROBE device DD 15 0 device tSR tRFS tRP Figure5 6 HostPausinganUltraDMADataInBurst ...

Page 31: ...1 DA2 CS0 CS1 tACK tLI tMLI tDVS tLI tACK tACK tZAH tDVH tSS tLI Figure5 7 DeviceTerminatinganUltraDMADataInBurst tDVH CRC tAZ DMARQ device DMACK host STOP host HDMARDY host DSTROBE device DD 15 0 DA0 DA1 DA2 CS0 CS1 tACK tMLI tLI tLI tIORDYZ tACK tACK tZAH tMLI tDVS tRFS tRP Figure5 8 HostTerminatinganUltraDMADataInBurst ...

Page 32: ...15 0 at device tDVH tCYC tCYC tDVS tDVS tDS tDH t2CYC tDH tDVH t2CYC DMARQ device DMACK host STOP host DDMARDY device HSTROBE host DD 15 0 host DA0 DA1 DA2 CS0 CS1 tUI tACK tENV tZIORDY tLI tDVS tDVH tACK tACK tUI Figure5 9 InitiatinganUltraDMADataOutBurst Figure5 10 SustainedUltraDMADataOutBurst ...

Page 33: ...OBE host DD 15 0 host tSR tRFS tRP Figure5 11 DevicePausinganUltraDMADataOutBurst DMARQ device DMACK host STOP host DDMARDY device HSTROBE host DD 15 0 host DA0 DA1 DA2 CS0 CS1 tACK tLI tMLI tDVS tLI tLI tACK tIORDYZ tACK CRC tDVH tSS Figure5 12 HostTerminatinganUltraDMADataOutBurst ...

Page 34: ...PTION 5 10 DMARQ device DMACK host STOP host DDMARDY device HSTROBE host DD 15 0 host DA0 DA1 DA2 CS0 CS1 tACK tMLI tDVS tLI tLI tACK CRC tDVH tACK tIORDYZ tMLI tRP tRFS Figure5 13 DeviceTerminatinganUltraDMADataOutBurst ...

Page 35: ...Register A read only register containing specific information regarding the previous command Data interpretation differs depending on whether the controller is in operational or diagnostic mode A power up reset software reset or receipt of a diagnostic command sets the controller into diagnostic mode This mode invalidates contents of the Status register The contents of the Error register reflect a...

Page 36: ...Select LBA Mode Enabling this bit for commands not supported by LBA mode will abort the selected command When set the Task File register contents are defined as follows for the Read Write and translate command CONTENTS LBA BITS Sector Number 0 7 Cylinder Low 8 15 Cylinder High 16 23 Drive Head 24 27 Drive Select Set to 0 to select the master drive set to 1 to select the slave drive Head Select Spe...

Page 37: ...ong retries disabled Write Verify Sector s 3Ch Write Sector Buffer E8h Write Multiple C5h Write DMA CAh CBh No retries ModeSet CheckCommands ModeSet CheckCommands ModeSet CheckCommands ModeSet CheckCommands ModeSet CheckCommands Set Features EFh Set Multiple Mode C6h Read Native Max Address F8h Set Max Mode F9h Power Mode Commands Power Mode Commands Power Mode Commands Power Mode Commands Power M...

Page 38: ... F o r m at T ra ck 0 1 0 1 0 0 0 0 N N N Y Y S e e k 0 1 1 1 x x x x N N Y Y Y E xecu te D iag no sti c 1 0 0 1 0 0 0 0 N N N N D Initia li ze P a ra m e ter s 1 0 0 1 0 0 0 1 N Y N N Y R ea d S e ctor B uffe r 1 1 1 0 0 1 0 0 N N N N D W ri te S e ctor B uffe r 1 1 1 0 1 0 0 0 N N N N D Id e ntify D r i ve 1 1 1 0 1 1 0 0 N N N N D S e t F e a ture s 1 1 1 0 1 1 1 1 Y N N N D R ea d M ul ti p le...

Page 39: ...s the drive in the reset state Clearing the bit re enables the drive The software Reset bit must be held active for a minimum of 5 µsec IRQ Enable Setting the Interrupt Request Enable to 0 enables the IRQ 14 signal to the host When this bit is set to 1 IRQ14 is tri stated and interrupts to the host are disabled Any pending interrupt occurs when the bit is set to 0 The default state of this bit aft...

Page 40: ...r The Busy bit does not clear until the reset clears and the drive completes initialization Completion of a reset operation does not generate a host interrupt Task File registers are initialized as follows Error 1 Sector Count 1 Sector Number 1 Cylinder Low 0 Cylinder High 0 Drive Head 0 Interrupt Handling Interrupt Handling Interrupt Handling Interrupt Handling Interrupt Handling The drive reques...

Page 41: ...eCommands WriteCommands WriteCommands Write Sector s Write Verify Sector s Write Sector Buffer Write DMA Multi word DMA Ultra DMA Write Multiple ModeSet CheckCommands ModeSet CheckCommands ModeSet CheckCommands ModeSet CheckCommands ModeSet CheckCommands Set Features Mode Set Multiple Mode Set Max Mode Read Native Max Address Power Mode Commands Power Mode Commands Power Mode Commands Power Mode C...

Page 42: ...registers contain the numbers of the cylinder head and sector of the last sector read Back to back sector read commands set DRQ and generate an interrupt when the sector buffer is filled at the completion of each sector The drive is then ready for the data to be read by the host DRQ is reset and BSY is set immediately when the host empties the sector buffer If an error occurs during Read Sector co...

Page 43: ...ecution is also similar to that of the READ SECTOR S command except that 1 Several sectors are transferred to the host as a block without intervening interrupts 2 DRQ qualification of the transfer is required only at the start of each block not of each sector The block count consists of the number of sectors to be transferred as a block The block count is programmed by the Set Multiple Mode comman...

Page 44: ...ctor number of the last sector written The next time the buffer is ready to be filled during back to back Write Sector commands DRQ is set and an interrupt is generated After the host fills the buffer DRQ is reset and BSY is set If an error occurs Write Sector operations terminate at the sector containing the error The Command Block registers then contain the numbers of the cylinder head and secto...

Page 45: ...e Multiple commands report after the attempted disk write of the block or partial block in which the error occurred The write operation ends with the sector in error even if it was in the middle of a block When an error occurs subsequent blocks are not transferred When DRQ is set at the beginning of each full and partial block interrupts are generated Write DMA Write DMA Write DMA Write DMA Write ...

Page 46: ... 03h Set Transfer Mode based on value in Sector Count register 05h Enable Advanced Power Management 42h Enable Automatic Acoustic Management The sector count register contains the Automatic Ac oustic Management level SECTOR LEVEL FFh Maxtor specific FEh Maximum performance 81h FDh Intermediate acoustic management levels 80h Minimum acoustic emanation level 00h 7Fh reserved 44h Length of data appen...

Page 47: ... Lock Set Max Lock Set Max Lock Set Max Lock After this sub command is completed any other SET MAX commands except SET MAX UNLOCK and SET MAX FREEZE LOCK are rejected The drive remains in this state until a power cycle or the acceptance of a SET MAX UNLOCK or SET MAX FREEZE LOCK command Set Max Unlock Set Max Unlock Set Max Unlock Set Max Unlock Set Max Unlock This sub command requests a transfer ...

Page 48: ...the Automatic Power Down sequence Idle 97h E3h Idle 97h E3h Idle 97h E3h Idle 97h E3h Idle 97h E3h Spin up and change time out value This command will spin up the spin motor if the drive is spun down If the drive is already spinning the spin up sequence is not executed A non zero value placed in the Sector Count register will enable the Automatic Power Down sequence and their timer will begin coun...

Page 49: ... the value placed in the Sector Count register is multiplied by five seconds to obtain the Time out Interval value If no drive commands are received from the host within the Time out Interval the drive automatically enters the STANDBY mode The minimum value is 5 seconds While the drive is in STANDBY MODE any commands received from the host are accepted and executed as they would in normal operatio...

Page 50: ...I 14 8 retired 7 1 removable media device 6 1 not removable controller and or device 5 3 retired 2 response incomplete 1 retired 0 reserved 1 Number of logical cylinders 2 Reserved 3 Number of logical heads 4 5 Retired 6 Number of logical sectors per logical track 7 8 Reserved 9 Retired 10 19 Drive serial number 20 ASCII characters 20 21 Retired 22 Obsolete 23 26 Firmware revision 8 ASCII characte...

Page 51: ... DMA transfer modes supported 64 15 8 reserved 7 0 advanced PIO transfer modes supported 65 Minimum multi word DMA transfer cycle time per word 15 0 cycle time in nanoseconds 66 Manufacturer s recommeded multi word DMA transfer cycle time 15 0 cycle time in nanoseconds 67 Minimum PIO transfer cycle time without flow control 15 0 cycle time in nanoseconds 68 Minimum PIO transfer cycle time with IOR...

Page 52: ...rted If words 82 and 83 0000h or FFFFh command set notification not supported 15 10 as c urrently defined 9 1 Automatic Acoustic Management feature set supported 8 0 as currently defined 88 Ultra DMA 15 14 reserved 13 1 Ultra DMA mode 5 is selected 0 Ultra DMA mode 5 is not selected 12 1 Ultra DMA mode 4 is selected 0 Ultra DMA mode 4 is not selected 11 1 Ultra DMA mode 3 is selected 0 Ultra DMA m...

Page 53: ... the number of logical cylinders Upon receipt of the command the drive 1 Sets BSY 2 Saves the parameters 3 Resets BSY and 4 Generates an interrupt To specify maximum heads write 1 less than the maximum e g write 4 for a 5 head drive To specify maximum sectors specify the actual number of sectors e g 17 for a maximum of 17 sectors track The sector count and head values are not checked for validity ...

Page 54: ...r is full the drive resets DRQ sets BSY and begins command execution If the drive is not already on the desired track an implied seek is performed Once at the desired track the data fields are written with all zeroes Execute Drive Diagnostic Execute Drive Diagnostic Execute Drive Diagnostic Execute Drive Diagnostic Execute Drive Diagnostic Commands the drive to implement the internal diagnostic te...

Page 55: ... codes are D0h S M A R T Read Attribute Value This feature returns 512 bytes of attribute information to the host D1h S M A R T Read Attribute Thresholds This feature returns 512 bytes of warranty failure thresholds to the host D2h Enable Disable Autosave To enable this feature set the sector count register to F1h enable or 0 disable Attribute values are automatically saved to non volatile storage...

Page 56: ... Maxtor s No Quibble Service policy By minimizing paperwork and processing No Quibble Service dramatically cuts the turnaround time normally required for repairs and returns Here s how it works 1 Customer visits www maxtor com or calls 1 800 2MAXTOR for a Return Material Authorization RMA number and provides a credit card number 2 Maxtor ships a replacement drive within 2 business days and 3 Custo...

Page 57: ...tone phone to listen to technical information about Maxtor products and the top Q A s from our 24 hour automated voice system Continental USA 800 2MAXTOR 800 262 9867 Press 1 wait for announcement listen for option Outside Continental USA 303 678 2015 listen for option MaxFax MaxFax MaxFax MaxFax MaxFax Service Service Service Service Service Use a touch tone phone to order technical reference she...

Page 58: ...cess time The average time to make all possible length accesses seeks average seek time The average time to make all possible length seeks A typical measure of performance B B B B B bad block A block that cannot store data because of a media flaw bit An abbreviation for binary digit of which there are two 0 and 1 A bit is the basic data unit of most digital computers A bit is usually part of a dat...

Page 59: ...e simultaneously under the set of read write heads This three dimensional storage volume can be accessed after a single seek cylinder zero The outermost cylinder in a drive that can be used for data storage D D D D D data An ordered collection of information In a specific case it is the information processed by a computer data separator An electronic circuit which decodes playback data and produce...

Page 60: ...rection code ECC A mathematical algorithm that can detect and correct errors in a data field This is accomplished with the aid of Check Bits added to the raw data error free A recording surface that has no defects error rate The number of errors type must be specified that occur in a specified number of bits read error recovery procedure The process that occurs in response to a data error In a dri...

Page 61: ...eference Used to update the physical disk address tracks and sectors of files and to expedite accesses inside diameter The smallest radial position used for the recording and playback of flux reversals on a magnetic disk surface initialization Applying input patterns or instructions to a device so that all operational parameters are at a known value input Data entering the computer to be processed...

Page 62: ...processor It is usually but not necessarily desktop size microprocessor A central processing unit CPU manufactured as a chip or a small number of chips missing pulse A term used in surface certification It is when a prerecorded signal is reduced in amplitude by a certain specified percentage modified frequency modulation MFM A method of encoding digital data signals for recording on magnetic media...

Page 63: ...are performed by the host processor using PIO register accesses to the data register plated thin film media Magnetic disk memory media having its surface plated with a thin coating of a metallic alloy instead of being coated with oxide processing The process of the computer handling manipulating and modifying data such as arithmetic calculation file lookup and updating and word pressing pulse crow...

Page 64: ...e read write head on track can be either open loop quasi closed loop or closed loop servo track A track on a servo surface The prerecorded reference track on the dedicated servo surface of a disk drive All data track positions are compared to their corresponding servo track to determine off track on track position settling time The time it takes a head to stop vibrating within specified limits aft...

Page 65: ... in question with or without repositioning the head V V V V V voice coil motor A positioning motor that uses the same principle as a voice coil in a loudspeaker The motor has no detent positions The mechanical motion output of it can be either rotary or linear W W W W W Whitney head A successor to the original Winchester read write head design The primary change was to make the flexure smaller and...

Reviews: