
62 Chapter 4: Matrox Solios hardware reference
UARTs
Matrox Solios eCL/XCL-B and Matrox Solios eCL/XCL-F each offer a single
LVDS-compatible Matrox serial interface. Matrox Solios eCL/XCL
dual-Base/single-Medium offers two LVDS-compatible serial interfaces; however,
when operating in single-Medium mode, only one LVDS compatible serial
interface can be used. Each interface is mapped as a COM port so that it can be
accessed through the Win32 API. Each interface is comprised of both a transmit
port and a receive port, permitting the interface to work in full-duplex mode. The
interfaces are located on the Camera Link connectors.
Each interface is controlled by a Universal Asynchronous Receiver-Transmitter
(UART)
1
. Each UART features independently programmable baud rates,
supporting all standard baud rates from 300 baud up to 230400
2
baud.
PSGs
Matrox Solios eCL/XCL-B and Matrox Solios eCL/XCL-F both feature one
programmable synchronization generator (PSG). Matrox Solios eCL/XCL
dual-Base/single-Medium features two PSGs; however, when operating in
single-Medium mode, only one PSG can be used. The PSGs are responsible for
managing all video timing, synchronization, triggering, exposure, and
user-defined input and output signals. Each PSG allows for independent
acquisition from one video source.
Synchronization, timing, and control signals
The following tables summarize the synchronization, timing, and control signals
supported by Matrox Solios eCL/XCL. Most of these signals are available by
defining a camera control or auxiliary (multi-purpose) signal as the required
synchronization, timing, or control signal in the DCF.
Matrox Solios eCL/XCL-B
The following tables summarize the synchronization, timing, and control signals
supported by Matrox Solios eCL/XCL-B. For example, P0_TTL_AUX_IO_0 can
be defined as exposure output signal 2, trigger input signal 0, field polarity input
signal 0, user-defined input signal 2, or user-defined output signal 2.
CL connect.
stands for Camera Link connector.
1. The UART implementation was derived from a design by Daniel Wallner. Please see
for copyright information.
2. Maximum starting from version 100; earlier versions had a maximum baud rate of
115200 baud. In addition, the maximum baud rate is highly dependent on the
amount of computer resources available.
Summary of Contents for Solios eA
Page 1: ...Matrox Solios Installation and Hardware Reference Manual no 10898 101 0400 March 27 2008...
Page 8: ......
Page 28: ...28 Chapter 1 Introduction...
Page 44: ...44 Chapter 2 Hardware installation...
Page 48: ...48 Chapter 3 Using multiple Matrox Solios boards...
Page 162: ...162 Appendix B Technical information...
Page 196: ......