5-15
Revision A
DATA ACQUISITION ASSEMBLY AND PCB: Schematic Diagram PN SD800776-001B
Eagle 3000 Patient Monitor
415397-038
8
7654
3
2
1
A
B
C
D
D8
D9
D10
D11
D12
D13
D14
D15
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
D8
D9
D10
D11
D12
D13
D14
D15
D
D
D
D
D
D
D
D
0
1
2
3
4
5
6
7
2
1
0
9
8
7
6
5
7
6
3
5
4
8
3
1
2
0
1
1
1
1
2
2
2
2
2
3
2
4
9
2
2
2
1
1
1
1
1
1
2
2
3
4
5
7
8
9
0
1
3
U37
628128L
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
NC
OE
CS
WR
CS2
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
12
11
10
9
8
7
6
5
27
23
25
4
28
29
3
2
26
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
WE
OE
31
24
22
CE
U39
13
14
15
17
18
19
20
21
D0
D1
D2
D3
D4
D5
D6
D7
30
1
29F010
NC
NC
NC
NC
NC
NC
NC
C125
.1
ISO
BACKGROUND
DEBUGGER
PORT
(BDM
CONNECTOR
10
pins
double
row)
PORT
BDM
J3-
+5ISO
DSCLK
FREEZE
BERR*
RESET*
DSI
DSO
+5ISO
+5ISO
+
5
I
S
O
100
R89
+
C84
47
10V
20%
C91
.1
C96
.01
ISO
+5ISO
C101
22pF
COG
C104
22pF
COG
ISO
ISO
NC
+5ISO
ISO
1
2
3
FDSO1503
CR39
1
2
3
FDSO1503
CR37
1
2
3
FDSO1503
CR35
1
2
3
FDSO1503
CR36
1
2
3
FDSO1503
CR33
1
2
3
FDSO1503
CR38
2
1
3
BAT54
CR31
FLASH_CS*
332_FLOAT
XTAL
EXTAL
RESET*
+5ISO
ISO
+VDD_SYN
NC
NC
NC
NC
NC
GND
INPUT
RESET
3
5
6
7
8
2
1
4
MC34064
U45
1
2
Y1
31.2KHz
SRAM_CS*
WE*
10.0K
R117
10.0K
R116
R81
1.00K
5%
+5ISO
A17
C106
.1
ISO
A17
FLASH_WE*
681
R77
681
R78
RED_DIAG_LED*
GRN_DIAG_LED*
-1
0
J13
-8
J13
-4
J13
-6
J13
-2
J13
-7
J13
C124
.1
CR40
MBRS140
+
C117
10
25V
20%
+5ISO
-9
J13
-5
J13
-3
J13
ISO
-1
J13
ISO
1
2
3
FDSO1503
CR34
DS*
BDM
SIGNALS
A0:18
D0:15
RED
1
2
HSM650R
DS1
+
5
I
S
O
+
5
I
S
O
1
2
HSM650G
DS2
GRN
Q14
2N7002
1
3
2
ISO
R112
10.0K
FLASH_OE*
+
5
I
S
O
R120
332
+
5
I
S
O
ISO
GENERATED
BY
68332
USING
ON-CHIP
NOTE:
PLL
CLOCK
SYNTHESIZER.
15.7248MHz
SYSTEM
OPERATING
FREQUENCY
12
3
XTAL
SHIELD
SH2
R121
2.00K
R94
10M
5%
10.0
R119
332K
R107
5%
5%
Page 2 of 19