2-35
IC1202 RH-iX2474AFZZ: 4Mbit D-RAM (IX2474AF)
Pin No.
Function
Terminal Name
1, 2 DQ0, DQ1 Data input/Data output.
3 WE Write enable.
4 RAS Row address strobe.
5 A9 Address input.
6-9 A0-A3 Address input.
10 VDD Power (3.3 V)
11-15 A4-A8 Address input.
16 OE Output enable.
17 CAS Column address strobe.
18, 19 DQ2, DQ3 Data input/Data output.
20 VSS Ground (0 V)
IC1301 VHiFTD2005/-1: Head Driver (FTD2005)
IC1302 VHiCPH5608/-1: Head Driver (CPH5608)
IC1402 VHi58X2402T-1: EEPROM (58X2402T)
Pin No.
Function
Terminal Name
1-3 A0-A2 Device address.
4 VSS Ground
5 SDA Serial data input/output.
6 SCL Serial clock input.
7 WP Write protect.
8 VCC Power supply.
Figure 35-1 BLOCK DIAGRAM OF IC
Figure 35-2 BLOCK DIAGRAM OF IC
Figure 35-3 BLOCK DIAGRAM OF IC
Figure 35-4 BLOCK DIAGRAM OF IC
4
RAS
5
17
15
CAS
A0
A9
WE
DQ0-DQ3
20
V
SS
V
BB
17
CAS
Clock Generator
CBR Refresh
Counter
Row Address
Buffer
Memory
Cell
I/O
Selection
Write Clock
Generator
Data Input
Buffer
Data Output
Buffer
Row Address
Buffer
On ChipVBB
Generator
Row Decoder
Column Decoder
Sense Amp.
Word Driver
SELF Refresh
Timer
MN42V4400 only
3
OE
16
2
18
19
1
D2
S2
S2
G2
D1
S1
S1
G1
5
6
7
8
4
3
2
1
G1
S
G2
D1
D2
1
2
3
4
5
1
2
3
4
8
7
6
5
A0
A1
A2
VSS
VCC
WP
SCL
SDA
Summary of Contents for CM6200/F1N
Page 5: ...1 3...
Page 37: ...2 16...
Page 38: ...2 17...
Page 39: ...2 18...
Page 40: ...2 19...
Page 41: ...2 20...
Page 42: ...2 21...
Page 43: ...2 22...
Page 44: ...2 23...
Page 45: ...2 24...
Page 46: ...2 25...
Page 47: ...2 26...
Page 48: ...2 27...
Page 49: ...2 28...