Marantz CC-4001, Service Manual

Page: 32 / 47

40
Pin Name Type Description
49 DATA19 I/O data
50 QSPI_CS2/
GPIO21
I/O QSPI chip select 2
51 DATA20 I/O data
52 DATA22 I/O data
53 DATA18 I/O data
54 DATA23 I/O data
55 DATA17 I/O data
56 PADD-VDD PAD-VDD
57 DATA16 I/O data
58 CFLG/GPIO18 I/O CFLG input
59 EBUOUT1/
GPO36
O audio interfaces EBU out 1
60 CORE-GND CORE-GND
61 EBUIN3/ADIN0/
GPI38
I audio interfaces EBU in 3 /
AD convertor input0
62 EBUIN2/GPI37 I audio interfaces EBU in 2
63 CORE-VDD CORE-VDD
64 SCL2/GPIO3 I/O IIS2 clock line
65 RSTI I Reset
66 TOUT1/
ADOUT/GPO35
O timer output 1 / AD output
67 LRCK2/GPIO44 O audio interfaces EBU out 1
68 OE O Output Enable
69 SDA2/GPIO55 I/O IIS2 data
70 SDATAO2/
GPO41
O audio interfaces serial data
output 2
71 SCLK2/GPIO48 I/O audio interfaces serial clock 2
72 PAD-GND
PAD-GND
73 TEST3 I test
74 SDATAO1/
GPIO25
I/O audio interfaces serial data
output 1
75 LRCK1 I/O audio interfaces word clock 1
76 LRCK4/GPIO46 I/O audio interfaces word clock 4
77 SDATAI4/GPI42
I audio interfaces serial data in
4
78 SCLK1 I/O audio interfaces serial clock 1
79 SCLK4/GPIO50 I/O audio interfaces serial clock 4
80 TA/GPIO20
I/O Transfer acknowledge
81 SDATAI1 I audio interfaces serial data in
1
82 EBUIN1/GPI36 I audio interfaces EBU in 1
83 PLLGRDVDD PLLGRDVDD
84 PLLGRDGND PLLGRDGND
85 PLLPADGND PLLPADGND
86 PLLPADVDD PLLPADVDD
87 PLLCOREGND PLLCOREGND
88 PLLCOREVDD PLLCOREVDD
89 IDE-DIOW/
GPIO14
I/O ide diow
90 CRIN I crystal
91 IDE-DIOR/
GPIO13
I/O ide dior
92 IDE-IORDY/
GPIO16
I/O ide iordy
93 MCLK1/GPO39 O Audio master clock output 1
94 MCLK2/GPO42 O Audio master clock output 2
95 XTRIM/GPO38 O audio interfaces X-tal trim
96 TRST/DSCLK I Debug / interrupt monitor
output 2
97 CORE-VDD CORE-VDD
U1 :
Pin Name Type Description
98 RW_B O Bus write enable
99 TMS/BKPT I JTAG/debug
100 CORE-GND CORE-GND
101 TCK I JTAG
102 PAD-GND PAD-GND
103 PST3/GPIO62 I/O debug
104 CNPSTCLK/
GPO63
O debug
105 PST1/GPIO60 I/O debug
106 PAD-VDD PAD-VDD
107 PST2/GPIO61 I/O debug
108 PST0/GPIO59 I/O debug
109 TDI/DSI I jtag/debug
110 TEST0 I test
111 TIN0/GPI33 I timer input 0
112 HI-Z I jtag
113 DDATA3/GPIO4 I/O debug
114 TOUT0/GPO33
O timer output 0
115 DDATA1/GPIO1 I/O debug
116 DDATA2/GPIO2 I/O debug
117 CTS2_B/
ADIN3/GPI31
I second UART clear / AD input
3
118 DDATA0/GPIO0 I/O debug
119 RXD2/GPI28/
ADIN2
I second UART receive data
input / AD input 2
120 TDSO O JTAG/debug
121 RTS2_B/
GPO31
O second UART request to send
122 SDATAI3/GPI41 I audio interfaces serial data
input 3
123 CTS1_B/GPI30 I fi rst UART clear to send
124 TXD2/GPO28 O second UART transmit data
output
125 RTS1_B/
GPO30
O fi rst UART request to send
126 EBUIN4/ADIN1/
GPI39
I audio interfaces EBU input 4 /
AD input 1
127 TXD1/GPO27 O fi rst UART transmit data
output
128 128 RXD1/
GPI27
I fi rst UART receive data input
129 CS1/GPIO58 I/O chip select 1
130 CORE-GND CORE-GND
131 A1 O SDRAM address / static adr
132 TIN1/GPIO23 I/O Timer input 1
133 A2 O address
134 A3 O address
135 PAD-GND PAD-GND
136 A4 O address
137 A6 O address
138 A5 O address
139 A8 O address
140 A7 O address
141 CORE-VDD CORE-VDD
142 A12 O address
143 TEST1 I test
144 PAD-VDD PAD-VDD