44
CMOS SETUP UTILITY Copyright © 1984 – 2001 Award Software
Advanced DRAM Control 1
System Performance
Normal Mode
Item Help
CAS Latency Setting
2.5T
Menu Level
"
↑
↓
→
←
: Move Enter: Select + / - /PU / PD: value F10: save ESC: Exit F1: General Help
F5 : Previous Values F6:Fail-Safe Defaults F7: Optimized Defaults
DRAM Control
Values
Meaning
Safe Mode
Normal Mode
Fast Mode
Turbo Mode
System
Performance
Ultra Mode
2
2.5
CAS Latency
Time
3
Perfetch Caching
Values
Meaning
Disabled
Perfetch
Caching
Enabled
Memory Hole
Some old devices need a memory hole to be present between 15M and 16M. CPU Cycles
matching the hole will be passed on to the PCI bus instead of accessing the memory.
Normally you can disable this setting, but if one of your devices needs it set it to enabled.
Values
Meaning
Disabled
There is no memory hole.
Memory Hole
at 15M-16M
Enabled
A memory hole exists between 15 and 16MB.
