background image

10

LT1010

1010fc

APPLICATIO  S I  FOR   ATIO

W

U

U

U

This is a good example of how fast op amps can be made
quite easy to use by employing an output buffer.

Integrator

A lowpass amplifier can be formed just by using large C

F

in the inverter described earlier, as long as the increasing
closed-loop output impedance above the cutoff frequency
is not a problem and the op amp is capable of supplying
the required current at the summing junction.

A2

LT1010

R

F

20k

C

F

500pF

C

I

I

IN

1010 AI07

V

OUT

+

A1

LT1012

BIAS

+

LT1010

22

µ

F

+

22

µ

F

TYPICAL SPECIFICATIONS
1V

P-P

 INTO 75

AT A = 2
0.5dB TO 10MHz
3dB DOWN AT 16MHz
AT A = 10
0.5dB TO 4MHz
–3dB = 8MHz

+

68

µ

F

1010 AI08

PEAKING
5pF to 25pF

25

900

OUTPUT
(75

)

0.01

µ

F

1k
GAIN SET

5.1k

Q1, Q2: 2N3866

–15V

8.2k

15V

–15V

Q2

Q1

INPUT

stage. Feedback is arranged in the conventional manner,
although the 68

µ

F-0.01

µ

F combination limits DC gain to

unity for all gain settings. For applications sensitive to
NTSC requirements, dropping the 25

 output stage bias

value will aid performance.

If the integrating capacitor must be driven from the buffer
output, the circuit above can be used to provide capacitive
load isolation. As before, the stability with large capacitive
loads is determined by R

F

C

F

.

Wideband Amplifiers

This simple circuit provides an adjustable gain video
amplifier that will drive 1V

P-P

 into 75

. The differential

pair provides gain with the LT1010 serving as an output

A2

LT1010

R1
100

R2

800

C1
15pF

V

IN

1010 AI09

V

OUT

+

A1

HA2625

A2

LT1010

R1
400

R2

1.6k

INPUT

1010 AI10

OUTPUT

+

A1

HA2625

This shows the buffer being used with a wideband ampli-
fier that is not unity-gain stable. In this case, C1 cannot be
used to isolate large capacitive loads. Instead, it has an
optimum value for a limited range of load capacitances.

The buffer can cause stability problems in circuits like
this. With the TO-220 packages, behavior can be im-
proved by raising the quiescent current with a 20

resistor from the bias terminal to V

+

. Alternately, devices

in the miniDIP can be operated in parallel.

It is possible to improve capacitive load stability by
operating the buffer class A at high frequencies. This is
done by using quiescent current boost and bypassing the
bias terminal to V

 with more than 0.02

µ

F.

Putting the buffer outside the feedback loop as shown
here will give capacitive load isolation, with large output
capacitors only reducing bandwidth. Buffer offset, re-
ferred to the op amp input, is divided by the gain. If the
load resistance is known, gain error is determined by the
output resistance tolerance. Distortion is low.

Summary of Contents for LT1010

Page 1: ...h 75V s Slew Rate Drives 10V into 75 5mA Quiescent Current Drives Capacitive Loads 1 F Current and Thermal Limit Operates from Single Supply 4 5V Very Low Distortion Operation Available in 8 Pin miniD...

Page 2: ...20 mV VS 15V VIN 0V 20 100 mV IB Input Bias Current IOUT 0mA 0 250 A IOUT 150mA 0 500 A 0 800 A AV Large Signal Voltage Gain 0 995 1 00 V V ROUT Output Resistance IOUT 1mA 5 10 IOUT 150mA 5 10 12 Slew...

Page 3: ...e DD package for ambient temperatures above 25 C See Applications Information Note 3 In current limit or thermal limit input current increases sharply with input output differentials greater than 8V s...

Page 4: ...0 50 150 10 20 1010 G04 30 100 RL 100 TJ 25 C INPUT OUTPUT FREQUENCY MHz 0 1 1 OUTPUT IMPEDANCE 10 100 1 10 100 1010 G05 IBIAS 0 TJ 25 C FREQUENCY MHz 0 1 20 VOLTAGE GAIN dB 0 10 1 10 100 1010 G06 10...

Page 5: ...utput Noise Voltage TEMPERATURE C 50 0 997 GAIN V V 0 998 0 999 0 50 100 150 1010 G13 1 000 IOUT 0 VS 40V VS 4 5V TEMPERATURE C 50 0 OUTPUT RESISTANCE 4 8 0 50 100 150 1010 G14 12 2 6 10 IOUT 150mA FR...

Page 6: ...0 1 0 RL 50 f 10kHz VS 15V TC 25 C IBIAS 0 RBIAS 50 FREQUENCY kHz 1 0 4 HARMONIC DISTORTION 0 6 0 8 10 100 1000 1010 G21 0 2 0 IBIAS 0 VS 15V VOUT 10V TC 25 C RL 50 RL 100 Shorted Input Characteristic...

Page 7: ...84 2See electrical characteristics section for guaranteed limits The scheme is not perfect in that the rate of rise of sink current is noticeably less than for source current This can be mitigated by...

Page 8: ...st case over a range of supply voltages input voltage and temperature It would groundplaneisprudent especiallywhenoperatingathigh frequencies Thebufferslewratecanbereducedbyinadequatesupply bypass Wit...

Page 9: ...tions Parallel operation is not thermally unstable Should one unit get hotter than its mates its share of the output and its standby dissipation will decrease Asapracticalmatter parallelconnectionneed...

Page 10: ...ve loads is determined by RFCF Wideband Amplifiers This simple circuit provides an adjustable gain video amplifier that will drive 1VP P into 75 The differential pair provides gain with the LT1010 ser...

Page 11: ...rrent Sources A standard op amp voltage to current converter with a buffer to increase output current is shown here As usual A3 LT1010 A2 LT1010 R2 200 R1 50 R3 800 R4 39 R5 39 C1 20pF INPUT 1010 AI11...

Page 12: ...ent to A3 Supply Splitter Dual supply op amps and comparators can be operated fromasinglesupplybycreatinganartificialgroundathalf the supply voltage The supply splitter shown here can source or sink 1...

Page 13: ...ansfer function This circuit is somewhat similar except that the Q2 Q3 stage takes gain A2 DC stabilizes the input output path and A1 provides drive capability Feedback is to Q2 s emitter from A1 s ou...

Page 14: ...A 0 2V DIV B 0 2V DIV 1010 AI20 1010 AI21 Figures A and B show response with both output stages The LT1010 is used in Figure A Trace A input Trace B output Figure B uses the discrete stage and is slig...

Page 15: ...perating tempera ture of the device Thermal Resistance of DFN Package For surface mount devices heat sinking is accomplished by using the heat spreading capabilities of the PC board and its copper tra...

Page 16: ...output saturation voltage with no load Saturation Resistance The ratio of the change in output saturation voltage to the change in current producing it going from no load to full load Slew Rate The av...

Page 17: ...INCLUDE MOLD FLASH MOLD FLASH IF PRESENT SHALL NOT EXCEED 0 15mm ON ANY SIDE 5 EXPOSED PAD SHALL BE SOLDER PLATED 6 SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON TOP AND BOTTOM OF PACKAGE 0 3...

Page 18: ...5 3 302 0 127 020 0 508 MIN 018 003 0 457 0 076 120 3 048 MIN 1 2 3 4 8 7 6 5 255 015 6 477 0 381 400 10 160 MAX 008 015 0 203 0 381 300 325 7 620 8 255 325 035 015 0 889 0 381 8 255 NOTE 1 DIMENSIONS...

Page 19: ...T Package 5 Lead Plastic TO 220 Standard Reference LTC DWG 05 08 1421 U PACKAGE DESCRIPTIO T5 TO 220 0801 028 038 0 711 0 965 067 1 70 135 165 3 429 4 191 700 728 17 78 18 491 045 055 1 143 1 397 095...

Page 20: ...dback Amplifier 900V s Slew Rate Stable with Large Capacitive Loads LT1795 Dual 500mA 50MHz CFA 500mA IOUT ADSL Driver LT1886 Dual 700MHz 200mA Op Amp DSL Driver LINEAR TECHNOLOGY CORPORATION 1991 LT...

Reviews: