background image

3

dc2033af

DEMO MANUAL DC2033A

Quick start setup

Figure 4. DC2033A Quick Setup Circuit and Equations

Setting Up the DC2033A for Wire Compensation 

Testing

The  DC2033A  default  circuit  uses  the  LT6110  internal 

20mΩ  sense  resistor (R

SENSE

)  and  is  configured  with 

0Ω  RJ1,  RJ2  and  RJ3  are  installed  with 0Ω jumpers. 

The  RJ1  and  RJ2  are  standard 0Ω jumpers  and  con-

nect  the  LT6110  amplifier  across  the  internal  R

SENSE

The  RJ1  and  RJ2  resistance  is  not  a  concern  as  the 

current flowing through them is very small (the resis-

tance  variation  of  standard 0Ω resistors  is 20mΩ  to 

100mΩ). However, a standard 0Ω jumper must not be 

used in the path of the load current because the jumper's  

I

 • 

R drop adds an error term to a wire drop compensation 

design (for example the I

 • 

R drop of a 50mΩ jumper for 

2A is 100mV). The RJ3 jumper is ultra-0Ω, with less than 

1mΩ and rated for 30A at 70°C. The RJ3 jumper can be 

removed and re-installed as RJ6 or RJ9, to configure the 

DC2033A with an LT6110 and an external R

SENSE

 (for an 

alternative to an ultra-0Ω jumper install two 0.25 inch 

length of 18AWG solid copper wires in parallel for up to 

20A I

LOAD

).

The R

IN1

 resistor and the V

SENSE

 voltage set the LT6110 

output current (I

IOUT

) for regulator output voltage control. 

The I

IOUT

 current connects to the regulator feedback resis-

tors and boosts the regulator's output voltage (V

REG

). The 

V

REG

 voltage increases directly with the load current and 

cancels the wire's I

 • 

R drop (V

DROP

) to the remote load.

A DC2033A has 0805 size pads for installing a switching 

regulator's feedback resistors (R

FA

, R

FB

 and R

G

). A low 

quiescent current switching regulator has 10µA or less 

current flowing through the feedback divider and requires 

I

OUT

+IN

–IN

R

IN1

402Ω

RJ10

R

OUT

100Ω

R1

1k

RJ1

RJ2

E4

GND

E2

5Ω LOAD

C2

0.1µF

LT6110

V

+

V

RS

I

MON

+

GND

E3

E1 TO E5

WIRE JUMPER

REGULATOR

E1

I

LOAD

1A

I

LOAD

1A

RJ3

0Ω

DC2033 F04

R

SENSE

5V POWER

SUPPLY

I

IOUT

E6

V

OUT2

E7

IMON

E5

V

OUT1

RMON

100Ω

EB

3× I

IOUT

 

I

IOUT

=

V

OUT1

V

OUT2

R

OUT

I

IOUT

=

I

LOAD

R

SENSE

+

V

OS

R

IN1

R

OUT

=

100

R

IN1

=

402

TYPICAL V

OS

=

100µV

R

SENSE

=

20mΩ,

±

15%

Downloaded from

Arrow.com.

Downloaded from

Arrow.com.

Downloaded from

Arrow.com.

Summary of Contents for DC2033A

Page 1: ...resistor ora5 4m PCBtracesenseresistor TheDC2033A default configuration is for the LT6110 to use the internal sense resistor Design files for this circuit board are available at http www linear com d...

Page 2: ...With 1A load current flowing through the internal 20m RSENSE resistor and 100 V VOS the IIOUT current is 50 A 1A 20m 100 V 402 The voltmeter should read 5mV 50 A 100 the RSENSE VOS RIN1 ROUT andIIOUT...

Page 3: ...an LT6110 and an external RSENSE for an alternative to an ultra 0 jumper install two 0 25 inch length of 18AWG solid copper wires in parallel for up to 20A ILOAD The RIN1 resistor and the VSENSE volta...

Page 4: ...resistance VFB is the regulator s feedback reference voltage IQ is the no load quiescent current flowing through the resistor feedback divider IQ VFB RG refer to the regulator s demo manual Quick Star...

Page 5: ...connected to a regulatordemoboardforacompletecable wiredropcom pensation system evaluation Typically a regulator demo board includes a feedback resistor divider that sets the output voltage VREG Remov...

Page 6: ...E7 I MON E5 V OUT1 R MON 100 EB 3 I IOUT E3 GND E9 SYNC E9 VFB E7 PGOOD LOAD 47 F V LOAD 5V 3 5A R FA 9 53k R FB 523k R G 100k C4 47pF C5 0 1 F C4 47 F R2 R2 AND R3 ARE REMOVED DC1458 TO DC2033 CONNE...

Page 7: ...a DC2033A PCB trace is two ounces A typical resistance for a 2oz square trace is 0 25m at 25 C The RPCB serpentine trace length is six 0 15 0 6 inch rectangular traces connected by 0 015 0 15 inch tra...

Page 8: ...gure 8 shows the schematic of a DC2033A with an LT6110 DFN package The DC2033A PCB layout is optimized for an LT6110 SOT23 package A DC2033A with a LT6110 DFN U2 and an internal RSENSE adds a 2 RSENSE...

Page 9: ...R DC2033A ILOAD ILOAD RJ12 0 DC2033 F08 RSENSE RJ11 0 RWIRE 0 E3 GND E1 REGULATOR IIOUT E6 VOUT2 E7 IMON E5 VOUT1 RMON 100 EB 3 IIOUT E9 VFB LOAD CLOAD VLOAD RFA RFB RG C4 REGULATOR VREG FB VIN Downlo...

Page 10: ...05 VISHAY CRCW08050000Z0EA 11 0 RJ4 RJ5 RJ7 RJ8 RES 0 JUMPER 0805 OPT 12 1 RJ3 RES ULTRA 0 JUMPER 2512 NACOMA TEPRO RN5326 13 0 RJ6 RJ9 RJ11 RJ12 RES ULTRA 0 JUMPER 2512 OPT USE TWO 0 25in 18AWG SOLID...

Page 11: ...ts circuits as described herein will not infringe on existing patent rights Schematic Diagram 5 5 4 4 3 3 2 2 1 1 D D C C B B A A TECHNOLOGY TECHNOLOGY TECHNOLOGY Downloaded from Arrow com Downloaded...

Page 12: ...FOR ANY INDIRECT SPECIAL INCIDENTAL OR CONSEQUENTIAL DAMAGES The user assumes all responsibility and liability for proper and safe handling of the goods Further the user releases LTC from all claims...

Reviews: