4. TROUBLE SHOOTING
- 100 -
Copyright © 011 LG Electronics. Inc. All right reserved.
Only for training and service purposes
LGE Internal Use Only
ͽͶ͑ͺΟΥΖΣΟΒΝ͑ΆΤΖ͑ΟΝΪ
XWZVX[^
TP3(VIN_LDO)
TP2 (1V8_VDD)
TP 4~8 (SDIO)
TP1 (VBAT)
Checking Points
Figure 4-14-3. WI-FI/BT MODULE Circuit
Figure 4-14-2. WI-FI/BT MODULE
Check
POWER
block
No
Yes
Board Change
No
Yes
Check
MODUEL
(TP1,2,3) is OK ?
(TP4,5,6,7,8) is OK ?
START
{wXGO}ih{P
{wYOX}_}kkP
{w [¥_OzkpvP
{wZO}puskvP
4.14.2. Checking Module Part
Checking Flow
1V8_VDD
U401
26
95
82
72
62
52
42
32
22
12
02
91
81
17
16
15
92
85
30
31
14
32
13
33
12
34
11
35
10
36
9
37
8
38
7
39
6
40
5
41
4
42
3
2
06
1
43
44
45
46
74
84
94
05
15
25
35
45
55
65
75
16
1
D
N
G
C
N
Y
S_
M
C
P_
T
B
NI
_
M
C
P_
T
B
KL
C_
M
C
P_
T
B
N_
ST
C_
T
R
A
U_
T
B
N_
ST
R_
T
R
A
U_
T
B
D
XT
_T
R
A
U_
T
B
D
X
R_
T
R
A
U_
T
B
4
D
N
G
KL
C_
P
E
EL
S
7
D
N
G
6
C
N
GND9
NC5
GND2
OSC_OUT
GND11
31
D
N
G
2G4_ANT
GND14
OSC_IN
BT_WAKE_B
GND15
BT_HOST_WAKE_B
NC7
NC4
NC3
NC2
NC1
NC8
NC9
SEL_SPI/SDIO
GND8
BT_ENABLE
VBAT2
WL_ENABLE
VBAT1
WL_HOST_WAKE_N
GND3
WL_WAKE_N
SR_VLX1
SDIO_CMD/SPI_DI
SR_AVDD_2P5
GND10
T
U
O_
M
C
P_
T
B
A
P_
D
D
V
SDIO_D3/SPI_CS
SDIO_D2
GND12
Q
RI
_I
P
S/
1
D_
OI
D
S
O
D_I
P
S/
0
D_
OI
D
S
KL
C_I
P
S/
KL
C_
OI
D
S
Q
E
R_
KL
C
X
R_
T
R
A
U
XT
_T
R
A
U
OI
D
D
V
D
S_
OI
D
D
V
NI
_
O
DL
_
NI
V
E
R
O
C_
D
D
V
LL
P_
OI
D
A
R_
D
D
V
5
D
N
G
6
D
N
G
4.7u
C473
4.7u
C474
4.7u
C476
C472
DNI
C475
DNI
1u
C478
TP411
R415
100K
10u
C496
10u
C497
TP412
C410
0.1u
C484
4.7u
C409
10u
3.3u
L415
C402
2.7n
CLK32K
R403
DNI
C469 1.8p
R402
DNI
0.1u
C408
T
A
B
V
1V8_VDD
TP407
0
R401
TP406
TP405
TP404
TP403
TP402
TP401
ANT404
GND401
C483
1n
CLK32K
DBB_BT_INT
BT_DBB_INT
KL
C_
M
C
P
X
R_
M
C
P
XT
_
M
C
P
C
N
Y
S_
M
C
P
SPI_CS
ST
C_
T
B
ST
R_
T
B
D
X
R_
T
B
D
XT
_T
B
UART_TX
UART_RX
GND
SPI_CLK
SPI_INT
SPI_MISO
BT_RESET
WLAN_REG_ON
CLK_REQ
XTALP
SPI_MOSI
BT & WIFI Module (LBEH19UNBC_MURATA)
TP
TP4~8
TP1
TP3