- 128 -
LGE Internal Use Only
Copyright © 2010 LG Electronics. Inc. All right reserved.
Only for training and service purposes
4. TROUBLE SHOOTING
U401
RP103K331D
5
3
2
4
1
VOUT
VDD
GND
CE
D
N
G
P
USB_3.3V
1u
C447
+VPWR
4.7u
L403
4.7u
L402
L401
4.7u
42
4
R
K0
51
VREG_MSMP_2.6V
u2.
2
64
4
C
VREG_MSME_1.8V
R423
1K
VREG_LCD_1.8V
C445
1u
VREG_RGB_1.5V
L400
4.7u
2.2u
C442
10u
C441
K1
83
4
R
1u
C461
+VPWR
CM315_12_5PF
X400
32.768KHz
2
1
0.1u
C440
VREG_MSME_1.8V
4.7u
C439
C438
2.2u
VREG_SYNTH_2.75V
VREG_RF_2.7V
M
_
S
N
S
I
PM7540
U400
9
J
8
J
7
J
6
J
5
J
9
H
8
H
7
H
6
H
5
H
9
G
8
G
7
G
6
G
5
G
9
F
8
F
7
F
6
F
5
F
9
E
8
E
7
E
6
E
5
E
H1
E10
F1
F10
E1
C12
N2
B1
M12
B2
K7
A5
N13
A4
M13
B5
B4
G10
A7
D9
A6
H12
B7
B6
C13
A13
D10
A12
K10
H10
G12
J10
G1
M1
K4
D13
J4
E12
H4
N11
M2
A3
L2
A10
H2
A8
H13
K2
G13
J2
A11
G4
K13
F4
E13
D5
B13
B3
A9
M5
N12
N3
J13
N1
A2
M3
K6
M4
K5
N4
K9
M9
K8
N10
M11
M6
L12
N6
A1
M8
D4
N8
B12
J1
D8
K1
N5
M7
2
G
2
1
D
7
D
8
B
0
1
M
6
D
9
B
2
1
J
3
1
F
2
1
F
2
1
K
7
N
9
N
0
1
B
3
1
L
1
1
B
2
F
4
E
2
C
1
C
1
D
1
L
2
D
2
E
G
H
C
V
N_
LT
C_
G
H
C
S
U
B
V_
B
S
U
N_
LT
C_
B
S
U
P_
S
N
SI
M_
S
N
SI
N_
T
EF
_T
A
B
T
A
B
V
NI
O
C
V
P
U
K
C
A
B_
V
A
N
A_
D
D
V
E_
1
C_
D
D
V
A
P_
2
C_
D
D
V
2
P
G_
D
D
V
6
P
G_
D
D
V
2
E
M
S
M_
D
D
V
P
M
S
M_
D
D
V
1F
R_
D
D
V
2F
R_
D
D
V
MI
U
R_
D
D
V
R
K
P
S_
L_
D
D
V
R
K
P
S_
R_
D
D
V
O
X
CT
_
D
D
V
N
AL
W_
D
D
V
MPP_1
MPP_2
VSW_5V
MPP_3
VREG_5V
MPP_4
VSW_MSMC1
MPP_5
VREG_MSMC1
MPP_6
VSW_MSMC2
MPP_7
VREG_MSMC2
MPP_8
VSW_MSME
MPP_9
VREG_MSME
MPP_10
VSW_PA
MPP_11
VREG_PA
MPP_12
MPP_13
VREG_GP1
MPP_14
VREG_GP2
MPP_15
VREG_GP3
MPP_16
VREG_GP4
MPP_17
VREF_GP5
MPP_18
VREG_GP6
MPP_19
VREG_MMC
MPP_20
VREG_MSMA
MPP_21
VREG_MSME2
MPP_22
VREG_MSMP
VREG_RFRX1
USB_ID
VREG_RFRX2
USB_D_P
VREG_RFTX
USB_D_M
VREG_RUIM1
USB_OE_N
VREG_SYNT
USB_DAT
VREG_TCXO
USB_SE0
VREG_USB
VREG_WLAN
SBST
MIC_BIAS
SBCK
SBDT_SSBI
REF_ISET
MSM_INT_N
REG_GND
REF_BYP
SPKR_IN_L_M
SPKR_IN_L_P
TCXO_IN
SPKR_OUT_L_M
TCXO_EN
SPKR_OUT_L_P
TCXO_OUT
SPKR_IN_R_P
SPKR_IN_R_M
XTAL_IN
SPKR_OUT_R_P
XTAL_OUT
SPKR_OUT_R_M
SLEEP_CLK
VIDEO_IN
AMUX_OUT
VIDEO_OUT
VIB_DRV_N
KPD_PWR_N
KPD_DRV_N
PON_RESET_N
LCD_DRV_N
PS_HOLD
FLSH_DRV_N
1
D
N
G
2
D
N
G
3
D
N
G
4
D
N
G
5
D
N
G
6
D
N
G
7
D
N
G
8
D
N
G
9
D
N
G
01
D
N
G
11
D
N
G
21
D
N
G
31
D
N
G
41
D
N
G
51
D
N
G
61
D
N
G
71
D
N
G
81
D
N
G
91
D
N
G
02
D
N
G
12
D
N
G
22
D
N
G
32
D
N
G
42
D
N
G
52
D
N
G
R409
121K
KDS114E
D400
C437
0.1u
1n
C436
22p
C435
VREG_TCXO_2.85V
0.1u
C434
C433
0.1u
10K
R407
0.1u
C432
51
R406
C431
1n
2.2u
C430
22p
C429
2.2u
C428
1n
C427
C426
33p
2.2u
C425
VBATT
VREG_MSMC1_1.35V
VREG_MMC_3.0V
VCHG_VBUS
200K
R404
C424
1n
VREG_MSMP_2.6V
1n
C423
C422
0.1u
VREG_RUIM_3.0V
C421
2.2u
C420
4.7u
C419
2.2u
2.2u
C418
C417
0.1u
VREG_MSMA_2.6V
10u
C416
C415
2.2u
VREG_MSMC2_1.25V
VREG_SMPS_2.1V
C414
0.1u
C413
0.1u
C412
1n
C411
1u
VREG_MSMP_2.6V
4.7u
C410
0.1u
C409
R403
4.7
4.7u
C408
2.2u
C407
VREG_MOTOR_3.0V
TP400
C406
0.1u
C405
4.7u
C404
0.1u
C403
0.1u
C402
33p
4.7u
C401
C400
0.1u
VREG_AUX2_2.9V
VREG_RGB_2.6V
VREG_LCD_2.8V
47K
R437
93
4
R
K0
1
TP403
TP
2.2u
C460
VREG_SENSOR_2.6V
TP404
K0
03
52
4
R
R
W
P
V+
SLEEP_CLK
REMOTE_PWR_ON
JTAG_PS_HOLD
TCXO_PM_19.2MHZ
MSM_USIM_DATA
MSM_USIM_RST
MSM_USIM_CLK
PS_HOLD
PM_INT_N
GSM_PA_DAC_REF
AMUX_OUT
PMIC_TCXO
nPON_RST
TCXO_EN
PMIC_SSBI
VSNS_MSMC2_1.25V
VSNS_MSME_1.8V
VSNS_MSMC1_1.25V
P
U_
K
C
A
B
V
USIM_DATA
USIM_RST
USIM_CLK
PM_ON_SW
USB_LDO_EN
USB_LDO_EN
PCB_REVISION
PCB_REVISION
N_
LT
C_
G
H
C
N_
T
EF
_T
T
A
B
P_
S
N
SI
VBAT_TEMP
VBAT_SENSE
1.30V
C432 close to MSM
USB 3.3V LDO
150K
150K
150K
ADC
150K
TEST&E
150K
0.3mm
R2
2.13V
10K
68K
47K
150K
150K
Place crystal and load caps close to PM7540
REV
1.93V
C&H
B&G
1%
Local Ground Plan
PM7540
Place in PM7540 room at shield edge
A&F
Rev.1.1
150K
150K
PCB Revision Check ADC
Route together
0.16V
Rev.1.0
D&I
0.5mm
Rev.1.2
680K
0.81V
0.5mm
These CAPs close to inductors
100K
1.73V
0.62V
300K
R1
0.5mm
1.04V
430K
Route together
Place close to PM7540 pins
U403 NUS5530MN
5
6
4
7
3
8
2
9
1
10
DRAIN_B
NC1
COLLECTOR_B
COLLECTOR
EMITTER
SOURCE
BASE
DRAIN
NC2
GATE
VCHG_VBUS
VBATT
+VPWR
23
4
R
s
mh
o
m0
01
C455
39p
33uF
C448
ISNS_M
+VPWR
CHG_CTL_N
BATT_FET_N
ISNS_P
Route together from both end of resistor 0.1ohm.
2mm
1%
2mm(to the Batt. Conn.)
2mm(to the GSM PAM)
U404
MAX14528
9
6
5
3
4
8
2
7
1
IN1
OUT1
IN2
OUT2
IC1
OVLO
IC2
D
N
G
D
N
G
P
VCHG_VBUS
1uF
NFM21PC105B1A3
FL400
4
3
2
1
IN
OUT
G1
G2
D401
22p
C444
HSMU-5SB-24DR2
CN400
15
13
11
9
7
5
4
3
2
1
14
12
10
8
6
C457
1u
MAX_DP
MAX_DM
USB_ID
uUSB 5pin
Close by uUSB CONN
Close by uUSB CONN
OVP
change circuit at REV B
2mm
2mm
TP
TP2
TP1