3-20
3) RS232 waveform during procedure (Downloading)
FIG 1-3
5
6
TXD
RXD
4) Flash CE# enable signal and SCK signal during Downloading
FIG 1-4
7
8
CE#
SCK
6
5
thW
thX
thY
thZ
kt|{lV{k
slko
hzwkpm
{yv|{
pvhV{yvwlu
w~yj{so
{yjsvzl
nuk
}ZZh
}X_h
_Y
yhW
_Z
yhX
_[
k}kkZZ
_\
yhY
_]
yhZ
_^
nwpv^Vjrl
__
}z{kVnwpv_
_`
|kVnwpv`
`W
k}kkX_
`X
syVnwpvXW
`Y
oz{yVnwpvXX
`Z
zwkpmVnwpvXY
`[
}z{|VnwpvXZ
`\
khj}kkj
`]
}ylm
`^
mz
`_
khj}zzj
``
j}iz
XWW
khj}kki
XWX
khj}kkh
XWY
GGGGGGGGGGGGGGn
j]Z_
XWWm
j]Z`
XWWm
j][W
XWWm
yk
8
7
zmjz
zmkv
zmjr
zmkp
}ZZh
nuk
j]X`
XWWm
pj]WY
tY\sX]W]ltYpTXYn
X
jzJ
Y
zvVzpvX
Z
~wJ
[
nuk
\
zpVzpvW
]
zjsr
^
ovskJ
_
}jj
y]Y\
XWr
y]Y]
XWr
y]ZY
XWr
y]W^
W
y]Y[
j]_\
j]_^
j]_`
j]__
j]_]
j]\Z
j]`W
jomi