LG DP122, Service Manual

Page: 34 / 63

3-19
DETAILS AND WAVEFORMS ON SYSTEM TEST AND DEBUGGING
1. SYSTEM 27MHz CLOCK, RESET, FLASH R/W SIGNAL
1) MT1389V main clock is at 27MHz (X601)
FIG 1-1
1
2) MT1389V reset is active high.
FIG 1-2
2
4
3
3.3VA
PWR_CTL
RESET
1
tkpX
mvzv
{yzv
mtzv
ktzv
{yv|{
vwT
}Xw[
}YW
skvX
skvY
}y†jk
h
}Xw[
l
}YW
}y†k}k
vwR
i
k
m
j
tkpX
z{i€
{yjsvzl
nuk
X
ymh
Y
ymi
Z
ymj
[
ymk
\
yml
]
ymm
^
h}kkX_†Y
_
h}kkZZ†X
`
{hsp
XW
{hsv
XX
hnukZZ
XY
}YW
XZ
}X[
X[
yl{
X\
tkpX
XY\
ympw
XY]
ympuVvwv|{V
XY^
ymnVvwpuu
XY_
ymoVvwpuw
nuk
j]YX
XWW•m
j]Y[
YY—m
j]Y\
YY—m
]WX
Y^to
y]W]
XWWr
j]`X
[U^œm
3
2
w~y†j{s†o
\}hTtv{vy
}ZZh
XY}h
XY}
\}
nuk
j]\`
XWW•m‚uj„
j]]W
XWW•m‚uj„
j]]X
XWW•m‚uj„
x]WY
r{jZ_^\zTnyOhsnP
Zi
X l
Yj
k]WX
zk\}]n
y]\W
Xr
y][`

y][^
Xr
y][]
Xr
y]\X
_UYr
y][\
[U^r
y][Y
[U^r
j]`]

j]^_

pj]W\
hXXX^ioThkq{ylX
Y
v|{w|{
[ }v|{
Z
puw|{
X
hkqVnuk
y]Y^
YYW
y]Y_
Z]W
j]XY
XWœm
x]WX
r{jZY]\€
Zi
Xl Yj
x]WZ
zi{Y`W^h|Oh|rP
Zi
Xl Y
j
x]W\
r{jZY]\€
Zi
Xl Yj
y
]]`
YUYr
y
]^W
YUYr
}ZZh
\}†|zi
\}†|zi
j]XZ XWœm
4
zm†jz zm†kv zm†kp py kxW kxX kxY kxZ kx[ kx] kx^ kx\ t†ylzl{ zm†jr
zjs zkh
Z\
nwpv]
Z]
zm†jz†
Z^
zm†kv
Z_
zm†kp
Z`
zm†jr
[W
|wX†]Vzjs
[X
|wX†^Vzkh
[Y
pjl
[Z
wyz{J
[[
py
[\
ykW
[]
ykX
[^
ykY
[_
ykZ
[`
yk[
\W
k}kkZZ
\X
yk\
\Y
yk]
\Z
yk^
j]Z\
XWW•m
y][[
YY
y]XW
XWr
j“–šŒG›–Gtwln
jomi